| Commit message (Expand) | Author | Age | Files | Lines |
* | Add hint * too 2nd alternative of the 1st scratch in *vsx_extract_<mode>_stor... | Vladimir N. Makarov | 2020-11-02 | 1 | -1/+1 |
* | VSX_EXTRACT fix | Carl Love | 2020-10-28 | 1 | -1/+1 |
* | [PATCH, rs6000] VSX load/store rightmost element operations | Will Schmidt | 2020-10-22 | 1 | -0/+18 |
* | [PATCH, rs6000] int128 sign extention instructions (partial prereq) | Will Schmidt | 2020-10-22 | 1 | -0/+33 |
* | [RS6000] VSX_MM_SUFFIX | Alan Modra | 2020-10-22 | 1 | -3/+3 |
* | rs6000: correct BE vextract_fp_from_short[hl] vperm masks | David Edelsohn | 2020-10-19 | 1 | -2/+2 |
* | Rename mffgpr/mftgpr insn types and remove Power6 references. | Pat Haugen | 2020-09-14 | 1 | -4/+4 |
* | Fix instruction types. | Pat Haugen | 2020-09-10 | 1 | -3/+3 |
* | rs6000: Rename instruction xvcvbf16sp to xvcvbf16spn | Peter Bergner | 2020-08-18 | 1 | -3/+3 |
* | rs6000, Add vector replace builtin support GCC maintainers: | Carl Love | 2020-08-04 | 1 | -0/+60 |
* | rs6000 Add vector insert builtin support | Carl Love | 2020-08-04 | 1 | -0/+110 |
* | rs6000, Update support for vec_extract | Carl Love | 2020-08-04 | 1 | -0/+66 |
* | [PATCH] RS6000 Add testlsbb by Byte operations | Will Schmidt | 2020-07-30 | 1 | -0/+39 |
* | RS6000, add VSX mask manipulation support | Carl Love | 2020-07-10 | 1 | -0/+49 |
* | rs6000: Add len_load/len_store optab support | Kewen Lin | 2020-07-08 | 1 | -0/+28 |
* | [PATCH, PR target/94954] Fix wrong codegen for vec_pack_to_short_fp32() builtin | Will Schmidt | 2020-06-24 | 1 | -0/+10 |
* | rs6000: Rename future to power10 | Segher Boessenkool | 2020-06-22 | 1 | -3/+3 |
* | rs6000: Add MMA built-in function definitions and test cases. | Peter Bergner | 2020-06-21 | 1 | -0/+15 |
* | pr94833, fix vec_first_match_index for nulls | Carl Love | 2020-05-18 | 1 | -2/+2 |
* | rs6000: Add xxgenpcvwm and xxgenpcvdm | Carl Love | 2020-05-11 | 1 | -0/+32 |
* | Fix target/93937 | Michael Meissner | 2020-02-28 | 1 | -22/+0 |
* | Fix PR target/93932 | Michael Meissner | 2020-02-27 | 1 | -19/+71 |
* | Fix bad code of vector extract of PC-relative address with variable element #. | Michael Meissner | 2020-01-07 | 1 | -4/+4 |
* | Update copyright years. | Jakub Jelinek | 2020-01-01 | 1 | -1/+1 |
* | rs6000: Handle unordered for xscmpexp[dq]p without NaNs (PR92449) | Segher Boessenkool | 2019-11-12 | 1 | -0/+12 |
* | vsx.md (xxswapd_<mode>): Add support for V2DF and V2DI modes. | Kelvin Nilsen | 2019-11-06 | 1 | -0/+11 |
* | [rs6000] vector conversion RTL pattern update for diff unit size | Kewen Lin | 2019-11-01 | 1 | -31/+83 |
* | [rs6000] vector conversion RTL pattern update for same unit size | Kewen Lin | 2019-11-01 | 1 | -77/+28 |
* | [rs6000] Replace vsx_xvcdpsp by vsx_xvcvdpsp | Kewen Lin | 2019-11-01 | 1 | -9/+0 |
* | Rework how prefixed instruction length is calculated. | Michael Meissner | 2019-10-23 | 1 | -0/+8 |
* | This patch is to add the support for float from/to long conversion | Kewen Lin | 2019-09-29 | 1 | -0/+45 |
* | RS6000, add xxswapd support | Carl Love | 2019-09-23 | 1 | -28/+34 |
* | [rs6000] Fix ambiguous .md attribute uses | Richard Sandiford | 2019-07-16 | 1 | -2/+2 |
* | altivec.md (altivec_mov<mode>, [...]): Change the RTL attribute "length" from... | Michael Meissner | 2019-07-03 | 1 | -8/+8 |
* | rs6000: Remove wp and wq | Segher Boessenkool | 2019-06-05 | 1 | -60/+55 |
* | rs6000: More simplification | Segher Boessenkool | 2019-06-05 | 1 | -42/+23 |
* | rs6000: <VSs> -> <sd>p | Segher Boessenkool | 2019-06-05 | 1 | -59/+45 |
* | rs6000: VSa->wa for some more cases | Segher Boessenkool | 2019-06-05 | 1 | -3/+3 |
* | rs6000: Simplify <VSa> for VSX_TI | Segher Boessenkool | 2019-06-05 | 1 | -4/+4 |
* | rs6000: ww -> wa | Segher Boessenkool | 2019-06-05 | 1 | -13/+13 |
* | rs6000: Remove Ftrad, Fvsx, Fs; add s and sd | Segher Boessenkool | 2019-06-05 | 1 | -4/+4 |
* | rs6000: Simplify <VSa> for VSX_W | Segher Boessenkool | 2019-06-05 | 1 | -16/+16 |
* | rs6000: Simplify VS[ra]* for VSX_[BDF] | Segher Boessenkool | 2019-06-05 | 1 | -110/+97 |
* | rs6000: wf -> wa | Segher Boessenkool | 2019-06-04 | 1 | -39/+35 |
* | rs6000: wd -> wa | Segher Boessenkool | 2019-06-04 | 1 | -37/+33 |
* | rs6000: Delete VS_64reg | Segher Boessenkool | 2019-06-04 | 1 | -7/+2 |
* | rs6000: ws -> wa | Segher Boessenkool | 2019-06-04 | 1 | -15/+15 |
* | rs6000: wv -> v+p7v | Segher Boessenkool | 2019-06-04 | 1 | -4/+4 |
* | rs6000: wi->wa, wt->wa | Segher Boessenkool | 2019-06-04 | 1 | -8/+8 |
* | rs6000: wm -> wa+p8v | Segher Boessenkool | 2019-05-22 | 1 | -4/+2 |