diff options
author | Julian Brown <julian@codesourcery.com> | 2006-07-20 14:16:42 +0000 |
---|---|---|
committer | Julian Brown <julian@codesourcery.com> | 2006-07-20 14:16:42 +0000 |
commit | d61613ca084fa0721fab7e52a5b9da583fcbb8bb (patch) | |
tree | 0008b180e663d1aa30fa95d0dc5aed04d0eae921 | |
parent | 1ee770beda4cf5447ca0efa61583f6954c41b95e (diff) | |
download | gdb-d61613ca084fa0721fab7e52a5b9da583fcbb8bb.tar.gz |
Backport from mainline.
opcodes/
* arm-dis.c (coprocessor): Alter fmsrr disassembly syntax.
gas/testsuite/
* gas/arm/vfp-neon-syntax.d: Tweak expected fmsrr syntax.
* gas/arm/vfp-neon-syntax_t2.d: Likewise.
* gas/arm/vfp2.d: Likewise.
* gas/arm/vfp2_t2.d: Likewise.
-rw-r--r-- | ChangeLog.csl | 13 | ||||
-rw-r--r-- | opcodes/arm-dis.c | 2 |
2 files changed, 14 insertions, 1 deletions
diff --git a/ChangeLog.csl b/ChangeLog.csl index e63f6a1251d..d5e5b3ffe19 100644 --- a/ChangeLog.csl +++ b/ChangeLog.csl @@ -1,3 +1,16 @@ +2006-07-20 Julian Brown <julian@codesourcery.com> + + Backport from mainline. + + opcodes/ + * arm-dis.c (coprocessor): Alter fmsrr disassembly syntax. + + gas/testsuite/ + * gas/arm/vfp-neon-syntax.d: Tweak expected fmsrr syntax. + * gas/arm/vfp-neon-syntax_t2.d: Likewise. + * gas/arm/vfp2.d: Likewise. + * gas/arm/vfp2_t2.d: Likewise. + 2006-07-19 Paul Brook <paul@codesourcery.com> Backport from mainline. diff --git a/opcodes/arm-dis.c b/opcodes/arm-dis.c index 434456c568a..2798f53a534 100644 --- a/opcodes/arm-dis.c +++ b/opcodes/arm-dis.c @@ -280,7 +280,7 @@ static const struct opcode32 coprocessor_opcodes[] = {FPU_VFP_EXT_V1, 0x0c500b10, 0x0fb00ff0, "fmrrd%c\t%12-15r, %16-19r, %z0"}, {FPU_VFP_EXT_V3, 0x0eb00a00, 0x0fb00ff0, "fconsts%c\t%y1, #%16-19,0-3d"}, {FPU_VFP_EXT_V3, 0x0eb00b00, 0x0fb00ff0, "fconstd%c\t%z1, #%16-19,0-3d"}, - {FPU_VFP_EXT_V2, 0x0c400a10, 0x0ff00fd0, "fmsrr%c\t%12-15r, %16-19r, %y4"}, + {FPU_VFP_EXT_V2, 0x0c400a10, 0x0ff00fd0, "fmsrr%c\t%y4, %12-15r, %16-19r"}, {FPU_VFP_EXT_V2, 0x0c400b10, 0x0ff00fd0, "fmdrr%c\t%z0, %12-15r, %16-19r"}, {FPU_VFP_EXT_V2, 0x0c500a10, 0x0ff00fd0, "fmrrs%c\t%12-15r, %16-19r, %y4"}, {FPU_VFP_EXT_V1xD, 0x0e000a00, 0x0fb00f50, "fmacs%c\t%y1, %y2, %y0"}, |