summaryrefslogtreecommitdiff
path: root/include/opcode/i386.h
diff options
context:
space:
mode:
authorAlan Modra <amodra@bigpond.net.au>2002-04-11 10:21:58 +0000
committerAlan Modra <amodra@bigpond.net.au>2002-04-11 10:21:58 +0000
commit28cee9bb7daf30a34a77c1fadab11ff0c1eeb1a9 (patch)
treeafc8d7e3a52fbbb32c0745b90ade631ae2320910 /include/opcode/i386.h
parent1b377badd62bcf7a7afcc789802250245b13e526 (diff)
downloadgdb-28cee9bb7daf30a34a77c1fadab11ff0c1eeb1a9.tar.gz
* i386.h: Add intel mode cmpsd and movsd.
Diffstat (limited to 'include/opcode/i386.h')
-rw-r--r--include/opcode/i386.h6
1 files changed, 6 insertions, 0 deletions
diff --git a/include/opcode/i386.h b/include/opcode/i386.h
index 43d7208ad45..1527a46aded 100644
--- a/include/opcode/i386.h
+++ b/include/opcode/i386.h
@@ -1232,6 +1232,9 @@ static const template i386_optab[] = {
{"cmpunordsd",2, 0xf20fc2, 3, CpuSSE2, FP|Modrm|ImmExt,{ RegXMM|LongMem, RegXMM, 0 } },
{"cmppd", 3, 0x660fc2, X, CpuSSE2, FP|Modrm, { Imm8, RegXMM|LLongMem, RegXMM } },
{"cmpsd", 3, 0xf20fc2, X, CpuSSE2, FP|Modrm, { Imm8, RegXMM|LongMem, RegXMM } },
+/* Intel mode string compare. */
+{"cmpsd", 0, 0xa7, X, 0, NoSuf|Size32|IsString, { 0, 0, 0} },
+{"cmpsd", 2, 0xa7, X, 0, NoSuf|Size32|IsString, { AnyMem, AnyMem|EsSeg, 0} },
{"comisd", 2, 0x660f2f, X, CpuSSE2, FP|Modrm, { RegXMM|LongMem, RegXMM, 0 } },
{"cvtpi2pd", 2, 0x660f2a, X, CpuSSE2, FP|Modrm, { RegMMX|LLongMem, RegXMM, 0 } },
{"cvtsi2sd", 2, 0xf20f2a, X, CpuSSE2, lq_Suf|IgnoreSize|Modrm,{ Reg32|Reg64|WordMem|LLongMem, RegXMM, 0 } },
@@ -1251,6 +1254,9 @@ static const template i386_optab[] = {
{"movntpd", 2, 0x660f2b, X, CpuSSE2, FP|Modrm, { RegXMM, LLongMem, 0 } },
{"movsd", 2, 0xf20f10, X, CpuSSE2, FP|Modrm, { RegXMM|LongMem, RegXMM, 0 } },
{"movsd", 2, 0xf20f11, X, CpuSSE2, FP|Modrm, { RegXMM, RegXMM|LongMem, 0 } },
+/* Intel mode string move. */
+{"movsd", 0, 0xa5, X, 0, NoSuf|Size32|IsString, { 0, 0, 0} },
+{"movsd", 2, 0xa5, X, 0, NoSuf|Size32|IsString, { AnyMem, AnyMem|EsSeg, 0} },
{"movupd", 2, 0x660f10, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
{"movupd", 2, 0x660f11, X, CpuSSE2, FP|Modrm, { RegXMM, RegXMM|LLongMem, 0 } },
{"mulpd", 2, 0x660f59, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },