diff options
author | Nick Clifton <nickc@redhat.com> | 2008-06-12 21:44:54 +0000 |
---|---|---|
committer | Nick Clifton <nickc@redhat.com> | 2008-06-12 21:44:54 +0000 |
commit | 098b24162b69e3b6310962a8c9bacfcf97f1207e (patch) | |
tree | 73ea37bac4f66620cdb9c07af01df6ee160022e1 /include | |
parent | 2e97676696644ec00e490b08ed35548c667158b0 (diff) | |
download | gdb-098b24162b69e3b6310962a8c9bacfcf97f1207e.tar.gz |
* mips.h: Document new field descriptors +Q.
(OP_SH_SEQI, OP_MASK_SEQI): New bit mask and shift count for SEQI.
opcodes/
* mips-dis.c (print_insn_args): Handle field descriptor +Q.
* mips-opc.c (mips_builtin_opcodes): Add Octeon instructions seq,
seqi, sne and snei.
gas/
* config/tc-mips.c (validate_mips_insn): Handle field descriptor +Q.
(mips_ip): Likewise.
(macro_build): Likewise.
(CPU_HAS_SEQ): New macro.
(macro2) <M_SEQ_I, M_SNE_I>: Use it. Emit seq/sne and seqi/snei.
gas/testsuite/
* gas/mips/octeon.s, gas/mips/octeon.d: Add tests for seq* and sne*.
* gas/mips/octeon-ill.s, gas/mips/octeon-ill.s: Add tests for seqi
and snei.
Diffstat (limited to 'include')
-rw-r--r-- | include/opcode/ChangeLog | 3 | ||||
-rw-r--r-- | include/opcode/mips.h | 5 |
2 files changed, 7 insertions, 1 deletions
diff --git a/include/opcode/ChangeLog b/include/opcode/ChangeLog index 802ce5a3580..32b9728bc35 100644 --- a/include/opcode/ChangeLog +++ b/include/opcode/ChangeLog @@ -7,6 +7,9 @@ (OP_SH_CINSPOS, OP_MASK_CINSPOS, OP_SH_CINSLM1, OP_MASK_CINSLM1): New bit masks and shift counts for cins and exts. + * mips.h: Document new field descriptors +Q. + (OP_SH_SEQI, OP_MASK_SEQI): New bit mask and shift count for SEQI. + 2008-04-28 Adam Nemet <anemet@caviumnetworks.com> * mips.h (INSN_MACRO): Move it up to the the pinfo macros. diff --git a/include/opcode/mips.h b/include/opcode/mips.h index 2487f9e64c2..8d201f62ea4 100644 --- a/include/opcode/mips.h +++ b/include/opcode/mips.h @@ -222,6 +222,8 @@ Software Foundation, 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, US #define OP_MASK_CINSPOS 0x1f #define OP_SH_CINSLM1 11 #define OP_MASK_CINSLM1 0x1f +#define OP_SH_SEQI 6 +#define OP_MASK_SEQI 0x3ff /* This structure holds information for a particular instruction. */ @@ -385,6 +387,7 @@ struct mips_opcode "+p" Position field of cins/cins32/exts/exts32. Enforces 0 <= pos < 32. "+P" Position field of cins/exts aliasing cins32/exts32. Matches if 32 <= pos < 64, otherwise skips to next candidate. + "+Q" Immediate field of seqi/snei. Enforces -512 <= imm < 512. "+s" Length-minus-one field of cins/exts. Enforces: 0 <= lenm1 < 32. "+S" Length-minus-one field of cins32/exts32 or cins/exts aliasing cint32/exts32. Enforces non-negative value and that @@ -406,7 +409,7 @@ struct mips_opcode Extension character sequences used so far ("+" followed by the following), for quick reference when adding more: "1234" - "ABCDEFGHIPSTX" + "ABCDEFGHIPQSTX" "pstx" */ |