summaryrefslogtreecommitdiff
path: root/sim/mips/ChangeLog
diff options
context:
space:
mode:
authorStan Shebs <shebs@apple.com>1999-04-26 18:30:24 +0000
committerStan Shebs <shebs@apple.com>1999-04-26 18:30:24 +0000
commit581bf2caf18f6f55be94d6c5451da7c0c7fbbf1b (patch)
tree68b14812e5111a05348abfe4d382830af3f6f9fc /sim/mips/ChangeLog
parent9f89d263d1c0db98f6807281138f97f197f82bce (diff)
downloadgdb-581bf2caf18f6f55be94d6c5451da7c0c7fbbf1b.tar.gz
import gdb-19990422 snapshot
Diffstat (limited to 'sim/mips/ChangeLog')
-rw-r--r--sim/mips/ChangeLog21
1 files changed, 21 insertions, 0 deletions
diff --git a/sim/mips/ChangeLog b/sim/mips/ChangeLog
index bb8ac4002c6..2efd41aa5bf 100644
--- a/sim/mips/ChangeLog
+++ b/sim/mips/ChangeLog
@@ -1,3 +1,24 @@
+1999-04-21 Frank Ch. Eigler <fche@cygnus.com>
+
+ * mips.igen (bc0f): For the TX39 only, decode this as a no-op stub.
+
+Thu Apr 15 14:15:17 1999 Andrew Cagney <cagney@amy.cygnus.com>
+
+ * configure.in: Any mips64vr5*-*-* target should have
+ -DTARGET_ENABLE_FR=1.
+ (default_endian): Any mips64vr*el-*-* target should default to
+ LITTLE_ENDIAN.
+ * configure: Re-generate.
+
+1999-02-19 Gavin Romig-Koch <gavin@cygnus.com>
+
+ * mips.igen (ldl): Extend from _16_, not 32.
+
+Wed Jan 27 18:51:38 1999 Andrew Cagney <cagney@chook.cygnus.com>
+
+ * interp.c (sim_store_register): Force registers written to by GDB
+ into an un-interpreted state.
+
1999-02-05 Frank Ch. Eigler <fche@cygnus.com>
* dv-tx3904sio.c (tx3904sio_tickle): After a polled I/O from the