summaryrefslogtreecommitdiff
path: root/sim/mips
diff options
context:
space:
mode:
authorChris Demetriou <cgd@google.com>2004-05-12 01:42:33 +0000
committerChris Demetriou <cgd@google.com>2004-05-12 01:42:33 +0000
commitb0ae6bcf91bf77d7655b1f024915d72ba96a7daa (patch)
tree87c785bcdda172202dc8d1dda05db831a338b6d3 /sim/mips
parentc916ccb9e29dd9eb9d6801c8015df6639f8e6baa (diff)
downloadgdb-b0ae6bcf91bf77d7655b1f024915d72ba96a7daa.tar.gz
2004-05-11 Maciej W. Rozycki <macro@ds2.pg.gda.pl>
* mips/interp.c (decode_coproc): Sign-extend the address retrieved from COP0_BADVADDR. * mips/sim-main.h (COP0_BADVADDR): Remove a cast.
Diffstat (limited to 'sim/mips')
-rw-r--r--sim/mips/ChangeLog6
-rw-r--r--sim/mips/interp.c2
-rw-r--r--sim/mips/sim-main.h2
3 files changed, 8 insertions, 2 deletions
diff --git a/sim/mips/ChangeLog b/sim/mips/ChangeLog
index 53dc86c3173..3d795571b47 100644
--- a/sim/mips/ChangeLog
+++ b/sim/mips/ChangeLog
@@ -1,3 +1,9 @@
+2004-05-11 Maciej W. Rozycki <macro@ds2.pg.gda.pl>
+
+ * mips/interp.c (decode_coproc): Sign-extend the address retrieved
+ from COP0_BADVADDR.
+ * mips/sim-main.h (COP0_BADVADDR): Remove a cast.
+
2004-04-10 Chris Demetriou <cgd@broadcom.com>
* sb1.igen (DIV.PS, RECIP.PS, RSQRT.PS, SQRT.PS): New.
diff --git a/sim/mips/interp.c b/sim/mips/interp.c
index f8c14c89ca9..043d76d10d3 100644
--- a/sim/mips/interp.c
+++ b/sim/mips/interp.c
@@ -2102,7 +2102,7 @@ decode_coproc (SIM_DESC sd,
case 8:
/* 8 = BadVAddr R4000 VR4100 VR4300 */
if (code == 0x00)
- GPR[rt] = COP0_BADVADDR;
+ GPR[rt] = (signed_word) (signed_address) COP0_BADVADDR;
else
COP0_BADVADDR = GPR[rt];
break;
diff --git a/sim/mips/sim-main.h b/sim/mips/sim-main.h
index 96a86e9c549..10ddbf24528 100644
--- a/sim/mips/sim-main.h
+++ b/sim/mips/sim-main.h
@@ -383,7 +383,7 @@ struct _sim_cpu {
#define NR_COP0_GPR 32
unsigned_word cop0_gpr[NR_COP0_GPR];
#define COP0_GPR ((CPU)->cop0_gpr)
-#define COP0_BADVADDR ((unsigned32)(COP0_GPR[8]))
+#define COP0_BADVADDR (COP0_GPR[8])
/* While space is allocated for the floating point registers in the
main registers array, they are stored separatly. This is because