summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/cris/asm/tjmpsrv32-2.ms
diff options
context:
space:
mode:
authorHans-Peter Nilsson <hp@axis.com>2005-11-21 04:48:19 +0000
committerHans-Peter Nilsson <hp@axis.com>2005-11-21 04:48:19 +0000
commit33362918bffa49495556d4f1eb5fc4e5a0808398 (patch)
treec6c154eb0da40a03d2ddb5bdb5c6b0bd62695aba /sim/testsuite/sim/cris/asm/tjmpsrv32-2.ms
parent4e1c23a559814a39fc0278a1a8e8ef70a1eaa055 (diff)
downloadgdb-33362918bffa49495556d4f1eb5fc4e5a0808398.tar.gz
* sim/cris: New directory with C and assembly tests for the CRIS
simulator.
Diffstat (limited to 'sim/testsuite/sim/cris/asm/tjmpsrv32-2.ms')
-rw-r--r--sim/testsuite/sim/cris/asm/tjmpsrv32-2.ms55
1 files changed, 55 insertions, 0 deletions
diff --git a/sim/testsuite/sim/cris/asm/tjmpsrv32-2.ms b/sim/testsuite/sim/cris/asm/tjmpsrv32-2.ms
new file mode 100644
index 00000000000..dee0b2913e4
--- /dev/null
+++ b/sim/testsuite/sim/cris/asm/tjmpsrv32-2.ms
@@ -0,0 +1,55 @@
+#mach: crisv32
+#output: Basic clock cycles, total @: 37\n
+#output: Memory source stall cycles: 0\n
+#output: Memory read-after-write stall cycles: 0\n
+#output: Movem source stall cycles: 0\n
+#output: Movem destination stall cycles: 0\n
+#output: Movem address stall cycles: 0\n
+#output: Multiplication source stall cycles: 0\n
+#output: Jump source stall cycles: 6\n
+#output: Branch misprediction stall cycles: 0\n
+#output: Jump target stall cycles: 0\n
+#sim: --cris-cycles=basic
+
+; Check that we correctly account for that a "jas N,Pn",
+; "jasc N,Pn", "bas N,Pn" and "basc N,Pn" sets the specific
+; special register and causes a pipeline hazard. The amount
+; of nops below is a bit inflated, in an attempt to make
+; errors more discernible. For special registers, we just
+; check SRP.
+
+ .include "testutils.inc"
+ startnostack
+ move.d 0f,$r0
+ jsr 0f
+ nop
+ nop
+ nop
+ jsrc 0f
+ nop
+ .dword -1
+ nop
+ nop
+ jsr $r0
+ nop
+ nop
+ nop
+ jsrc $r0
+ nop
+ .dword -1
+ nop
+ nop
+ bsr 0f
+ nop
+ nop
+ nop
+ bsrc 0f
+ nop
+ .dword -1
+ nop
+ nop
+ break 15
+
+0:
+ ret ; 1 cycle penalty.
+ nop