summaryrefslogtreecommitdiff
path: root/sim/testsuite
diff options
context:
space:
mode:
authorDave Brolley <brolley@redhat.com>2003-09-19 17:38:57 +0000
committerDave Brolley <brolley@redhat.com>2003-09-19 17:38:57 +0000
commit4d7612c289eed1dcd1d63c42264d93075088d351 (patch)
tree383d445eae6b18848e9ded92486a378fb8918c7b /sim/testsuite
parentbb0ddbd814f626274b20f642dd50c1e87ac60252 (diff)
downloadgdb-4d7612c289eed1dcd1d63c42264d93075088d351.tar.gz
2003-09-19 Dave Brolley <brolley@redhat.com>
* sim/frv/rstqf.cgs: Use nldq instead of nldqi. * sim/frv/rstq.cgs: Use nldq instead of nldqi.
Diffstat (limited to 'sim/testsuite')
-rw-r--r--sim/testsuite/ChangeLog5
-rw-r--r--sim/testsuite/sim/frv/rstq.cgs2
-rw-r--r--sim/testsuite/sim/frv/rstqf.cgs3
3 files changed, 8 insertions, 2 deletions
diff --git a/sim/testsuite/ChangeLog b/sim/testsuite/ChangeLog
index ec6b7e379f9..451a9ed90fb 100644
--- a/sim/testsuite/ChangeLog
+++ b/sim/testsuite/ChangeLog
@@ -1,3 +1,8 @@
+2003-09-19 Dave Brolley <brolley@redhat.com>
+
+ * sim/frv/rstqf.cgs: Use nldq instead of nldqi.
+ * sim/frv/rstq.cgs: Use nldq instead of nldqi.
+
2003-09-11 Michael Snyder <msnyder@redhat.com>
* sim/testsuite/sim/frv/movgs.cgs: Change lcr to spr[273],
diff --git a/sim/testsuite/sim/frv/rstq.cgs b/sim/testsuite/sim/frv/rstq.cgs
index ba066514640..190c954e4e8 100644
--- a/sim/testsuite/sim/frv/rstq.cgs
+++ b/sim/testsuite/sim/frv/rstq.cgs
@@ -90,7 +90,7 @@ add:
; 1 nesr active with the incorrect address in neear for gr
set_gr_gr sp,gr12
- nldqi @(sp,0),gr40
+ nldq @(sp,gr0),gr40
test_spr_gr neear0,gr12
set_mem_limmed 0x2222,0x2222,gr6
set_mem_limmed 0x3333,0x3333,gr27
diff --git a/sim/testsuite/sim/frv/rstqf.cgs b/sim/testsuite/sim/frv/rstqf.cgs
index 942e8652ffa..72fd04a7009 100644
--- a/sim/testsuite/sim/frv/rstqf.cgs
+++ b/sim/testsuite/sim/frv/rstqf.cgs
@@ -99,7 +99,8 @@ add:
; 1 nesr active with the incorrect address in neear for gr
set_gr_gr sp,gr10
inc_gr_immed -32,gr10
- nldqi @(sp,-32),gr40
+ set_gr_immed -32,gr9
+ nldq @(sp,gr9),gr40
test_spr_gr neear0,gr10
set_mem_limmed 0x2222,0x2222,gr12
set_mem_limmed 0x3333,0x3333,gr27