summaryrefslogtreecommitdiff
path: root/sim
diff options
context:
space:
mode:
authorAndrew Cagney <cagney@redhat.com>2000-07-20 00:02:22 +0000
committerAndrew Cagney <cagney@redhat.com>2000-07-20 00:02:22 +0000
commitd151fe4380aec4a8cdcaf29996a04f32b7169ac1 (patch)
tree2e26ffd5f25cd881b83f0edab4c07f76b3c066f0 /sim
parent710c87beb323f590e229b982a47383a1a7163147 (diff)
downloadgdb-d151fe4380aec4a8cdcaf29996a04f32b7169ac1.tar.gz
* m16.igen (break): Call SignalException not sim_engine_halt.
Diffstat (limited to 'sim')
-rw-r--r--sim/mips/ChangeLog4
-rw-r--r--sim/mips/m16.igen2
2 files changed, 5 insertions, 1 deletions
diff --git a/sim/mips/ChangeLog b/sim/mips/ChangeLog
index 86a37ed3074..9939dc70896 100644
--- a/sim/mips/ChangeLog
+++ b/sim/mips/ChangeLog
@@ -1,3 +1,7 @@
+Wed Jul 19 18:50:51 2000 Andrew Cagney <cagney@b1.cygnus.com>
+
+ * m16.igen (break): Call SignalException not sim_engine_halt.
+
Mon Jul 3 11:13:20 2000 Andrew Cagney <cagney@b1.cygnus.com>
From Jason Eckhardt:
diff --git a/sim/mips/m16.igen b/sim/mips/m16.igen
index 9b36ff96e9d..833d7cae70e 100644
--- a/sim/mips/m16.igen
+++ b/sim/mips/m16.igen
@@ -1232,5 +1232,5 @@
PC = cia - 2; /* reference the branch instruction */
else
PC = cia;
- sim_engine_halt (SD, CPU, NULL, cia, sim_stopped, SIM_SIGTRAP);
+ SignalException (BreakPoint, instruction_0);
}