summaryrefslogtreecommitdiff
path: root/opcodes/d10v-dis.c
diff options
context:
space:
mode:
Diffstat (limited to 'opcodes/d10v-dis.c')
-rw-r--r--opcodes/d10v-dis.c154
1 files changed, 78 insertions, 76 deletions
diff --git a/opcodes/d10v-dis.c b/opcodes/d10v-dis.c
index 013ee1410d3..31ce5265076 100644
--- a/opcodes/d10v-dis.c
+++ b/opcodes/d10v-dis.c
@@ -1,5 +1,5 @@
/* Disassemble D10V instructions.
- Copyright 1996, 1997, 1998, 2000 Free Software Foundation, Inc.
+ Copyright 1996, 1997, 1998, 2000, 2001 Free Software Foundation, Inc.
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
@@ -15,23 +15,22 @@ You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
-
#include <stdio.h>
#include "sysdep.h"
-#include "opcode/d10v.h"
+#include "opcode/d10v.h"
#include "dis-asm.h"
-/* the PC wraps at 18 bits, except for the segment number */
-/* so use this mask to keep the parts we want */
+/* The PC wraps at 18 bits, except for the segment number,
+ so use this mask to keep the parts we want. */
#define PC_MASK 0x0303FFFF
-static void dis_2_short PARAMS ((unsigned long insn, bfd_vma memaddr,
+static void dis_2_short PARAMS ((unsigned long insn, bfd_vma memaddr,
struct disassemble_info *info, int order));
-static void dis_long PARAMS ((unsigned long insn, bfd_vma memaddr,
+static void dis_long PARAMS ((unsigned long insn, bfd_vma memaddr,
struct disassemble_info *info));
-int
+int
print_insn_d10v (memaddr, info)
bfd_vma memaddr;
struct disassemble_info *info;
@@ -49,20 +48,21 @@ print_insn_d10v (memaddr, info)
insn = bfd_getb32 (buffer);
status = insn & FM11;
- switch (status) {
- case 0:
- dis_2_short (insn, memaddr, info, 2);
- break;
- case FM01:
- dis_2_short (insn, memaddr, info, 0);
- break;
- case FM10:
- dis_2_short (insn, memaddr, info, 1);
- break;
- case FM11:
- dis_long (insn, memaddr, info);
- break;
- }
+ switch (status)
+ {
+ case 0:
+ dis_2_short (insn, memaddr, info, 2);
+ break;
+ case FM01:
+ dis_2_short (insn, memaddr, info, 0);
+ break;
+ case FM10:
+ dis_2_short (insn, memaddr, info, 1);
+ break;
+ case FM11:
+ dis_long (insn, memaddr, info);
+ break;
+ }
return 4;
}
@@ -78,33 +78,33 @@ print_operand (oper, insn, op, memaddr, info)
if (oper->flags == OPERAND_ATMINUS)
{
- (*info->fprintf_func) (info->stream, "@-");
+ (*info->fprintf_func) (info->stream, "@-");
return;
}
if (oper->flags == OPERAND_MINUS)
{
- (*info->fprintf_func) (info->stream, "-");
+ (*info->fprintf_func) (info->stream, "-");
return;
}
if (oper->flags == OPERAND_PLUS)
{
- (*info->fprintf_func) (info->stream, "+");
+ (*info->fprintf_func) (info->stream, "+");
return;
}
if (oper->flags == OPERAND_ATSIGN)
{
- (*info->fprintf_func) (info->stream, "@");
+ (*info->fprintf_func) (info->stream, "@");
return;
}
if (oper->flags == OPERAND_ATPAR)
{
- (*info->fprintf_func) (info->stream, "@(");
+ (*info->fprintf_func) (info->stream, "@(");
return;
}
shift = oper->shift;
- /* the LONG_L format shifts registers over by 15 */
+ /* The LONG_L format shifts registers over by 15. */
if (op->format == LONG_L && (oper->flags & OPERAND_REG))
shift += 15;
@@ -113,50 +113,52 @@ print_operand (oper, insn, op, memaddr, info)
if (oper->flags & OPERAND_REG)
{
int i;
- int match=0;
+ int match = 0;
num += (oper->flags
- & (OPERAND_GPR|OPERAND_FFLAG|OPERAND_CFLAG|OPERAND_CONTROL));
- if (oper->flags & (OPERAND_ACC0|OPERAND_ACC1))
+ & (OPERAND_GPR | OPERAND_FFLAG | OPERAND_CFLAG | OPERAND_CONTROL));
+ if (oper->flags & (OPERAND_ACC0 | OPERAND_ACC1))
num += num ? OPERAND_ACC1 : OPERAND_ACC0;
- for (i = 0; i < d10v_reg_name_cnt(); i++)
+ for (i = 0; i < d10v_reg_name_cnt (); i++)
{
if (num == d10v_predefined_registers[i].value)
{
if (d10v_predefined_registers[i].pname)
- (*info->fprintf_func) (info->stream, "%s",d10v_predefined_registers[i].pname);
+ (*info->fprintf_func) (info->stream, "%s",
+ d10v_predefined_registers[i].pname);
else
- (*info->fprintf_func) (info->stream, "%s",d10v_predefined_registers[i].name);
- match=1;
+ (*info->fprintf_func) (info->stream, "%s",
+ d10v_predefined_registers[i].name);
+ match = 1;
break;
}
}
if (match == 0)
{
- /* this would only get executed if a register was not in the
- register table */
- if (oper->flags & (OPERAND_ACC0|OPERAND_ACC1))
+ /* This would only get executed if a register was not in the
+ register table. */
+ if (oper->flags & (OPERAND_ACC0 | OPERAND_ACC1))
(*info->fprintf_func) (info->stream, "a");
else if (oper->flags & OPERAND_CONTROL)
(*info->fprintf_func) (info->stream, "cr");
- else if(oper->flags & OPERAND_REG)
+ else if (oper->flags & OPERAND_REG)
(*info->fprintf_func) (info->stream, "r");
- (*info->fprintf_func) (info->stream, "%d",num);
+ (*info->fprintf_func) (info->stream, "%d", num);
}
}
else
{
- /* addresses are right-shifted by 2 */
+ /* Addresses are right-shifted by 2. */
if (oper->flags & OPERAND_ADDR)
{
long max;
- int neg=0;
+ int neg = 0;
max = (1 << (oper->bits - 1));
if (num & max)
{
- num = -num & ((1 << oper->bits)-1);
+ num = -num & ((1 << oper->bits) - 1);
neg = 1;
}
- num = num<<2;
+ num = num << 2;
if (info->flags & INSN_HAS_RELOC)
(*info->print_address_func) (num & PC_MASK, info);
else
@@ -174,16 +176,15 @@ print_operand (oper, insn, op, memaddr, info)
int max = (1 << (oper->bits - 1));
if (num & max)
{
- num = -num & ((1 << oper->bits)-1);
+ num = -num & ((1 << oper->bits) - 1);
(*info->fprintf_func) (info->stream, "-");
}
}
- (*info->fprintf_func) (info->stream, "0x%x",num);
+ (*info->fprintf_func) (info->stream, "0x%x", num);
}
}
}
-
static void
dis_long (insn, memaddr, info)
unsigned long insn;
@@ -192,7 +193,7 @@ dis_long (insn, memaddr, info)
{
int i;
char buf[32];
- struct d10v_opcode *op = (struct d10v_opcode *)d10v_opcodes;
+ struct d10v_opcode *op = (struct d10v_opcode *) d10v_opcodes;
struct d10v_operand *oper;
int need_paren = 0;
int match = 0;
@@ -202,17 +203,17 @@ dis_long (insn, memaddr, info)
if ((op->format & LONG_OPCODE) && ((op->mask & insn) == op->opcode))
{
match = 1;
- (*info->fprintf_func) (info->stream, "%s\t", op->name);
- for ( i=0; op->operands[i]; i++)
+ (*info->fprintf_func) (info->stream, "%s\t", op->name);
+ for (i = 0; op->operands[i]; i++)
{
- oper = (struct d10v_operand *)&d10v_operands[op->operands[i]];
+ oper = (struct d10v_operand *) &d10v_operands[op->operands[i]];
if (oper->flags == OPERAND_ATPAR)
need_paren = 1;
print_operand (oper, insn, op, memaddr, info);
- if (op->operands[i+1] && oper->bits &&
- d10v_operands[op->operands[i+1]].flags != OPERAND_PLUS &&
- d10v_operands[op->operands[i+1]].flags != OPERAND_MINUS)
- (*info->fprintf_func) (info->stream, ", ");
+ if (op->operands[i + 1] && oper->bits
+ && d10v_operands[op->operands[i + 1]].flags != OPERAND_PLUS
+ && d10v_operands[op->operands[i + 1]].flags != OPERAND_MINUS)
+ (*info->fprintf_func) (info->stream, ", ");
}
break;
}
@@ -220,10 +221,10 @@ dis_long (insn, memaddr, info)
}
if (!match)
- (*info->fprintf_func) (info->stream, ".long\t0x%08x",insn);
+ (*info->fprintf_func) (info->stream, ".long\t0x%08x", insn);
if (need_paren)
- (*info->fprintf_func) (info->stream, ")");
+ (*info->fprintf_func) (info->stream, ")");
}
static void
@@ -233,37 +234,38 @@ dis_2_short (insn, memaddr, info, order)
struct disassemble_info *info;
int order;
{
- int i,j;
+ int i, j;
char astr[2][32];
unsigned int ins[2];
struct d10v_opcode *op;
char buf[32];
- int match, num_match=0;
+ int match, num_match = 0;
struct d10v_operand *oper;
int need_paren = 0;
ins[0] = (insn & 0x3FFFFFFF) >> 15;
ins[1] = insn & 0x00007FFF;
- for(j=0;j<2;j++)
+ for (j = 0; j < 2; j++)
{
- op = (struct d10v_opcode *)d10v_opcodes;
- match=0;
+ op = (struct d10v_opcode *) d10v_opcodes;
+ match = 0;
while (op->name)
{
- if ((op->format & SHORT_OPCODE) && ((op->mask & ins[j]) == op->opcode))
+ if ((op->format & SHORT_OPCODE)
+ && ((op->mask & ins[j]) == op->opcode))
{
- (*info->fprintf_func) (info->stream, "%s\t",op->name);
- for (i=0; op->operands[i]; i++)
+ (*info->fprintf_func) (info->stream, "%s\t", op->name);
+ for (i = 0; op->operands[i]; i++)
{
- oper = (struct d10v_operand *)&d10v_operands[op->operands[i]];
+ oper = (struct d10v_operand *) &d10v_operands[op->operands[i]];
if (oper->flags == OPERAND_ATPAR)
need_paren = 1;
print_operand (oper, ins[j], op, memaddr, info);
- if (op->operands[i+1] && oper->bits &&
- d10v_operands[op->operands[i+1]].flags != OPERAND_PLUS &&
- d10v_operands[op->operands[i+1]].flags != OPERAND_MINUS)
- (*info->fprintf_func) (info->stream, ", ");
+ if (op->operands[i + 1] && oper->bits
+ && d10v_operands[op->operands[i + 1]].flags != OPERAND_PLUS
+ && d10v_operands[op->operands[i + 1]].flags != OPERAND_MINUS)
+ (*info->fprintf_func) (info->stream, ", ");
}
match = 1;
num_match++;
@@ -272,20 +274,20 @@ dis_2_short (insn, memaddr, info, order)
op++;
}
if (!match)
- (*info->fprintf_func) (info->stream, "unknown");
+ (*info->fprintf_func) (info->stream, "unknown");
switch (order)
{
case 0:
- (*info->fprintf_func) (info->stream, "\t->\t");
+ (*info->fprintf_func) (info->stream, "\t->\t");
order = -1;
break;
case 1:
- (*info->fprintf_func) (info->stream, "\t<-\t");
+ (*info->fprintf_func) (info->stream, "\t<-\t");
order = -1;
break;
case 2:
- (*info->fprintf_func) (info->stream, "\t||\t");
+ (*info->fprintf_func) (info->stream, "\t||\t");
order = -1;
break;
default:
@@ -294,8 +296,8 @@ dis_2_short (insn, memaddr, info, order)
}
if (num_match == 0)
- (*info->fprintf_func) (info->stream, ".long\t0x%08x",insn);
+ (*info->fprintf_func) (info->stream, ".long\t0x%08x", insn);
if (need_paren)
- (*info->fprintf_func) (info->stream, ")");
+ (*info->fprintf_func) (info->stream, ")");
}
View Lorry Controller Status