summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/arm/str.cgs
diff options
context:
space:
mode:
Diffstat (limited to 'sim/testsuite/sim/arm/str.cgs')
-rw-r--r--sim/testsuite/sim/arm/str.cgs192
1 files changed, 192 insertions, 0 deletions
diff --git a/sim/testsuite/sim/arm/str.cgs b/sim/testsuite/sim/arm/str.cgs
new file mode 100644
index 00000000000..82c683b56cc
--- /dev/null
+++ b/sim/testsuite/sim/arm/str.cgs
@@ -0,0 +1,192 @@
+# arm testcase for ldr${cond} $rd,???
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global str_post_dec_imm_offset
+str_post_dec_imm_offset:
+ ldr0 pc,???
+
+ pass
+# arm testcase for ldr${cond}t $rd,???
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global str_post_dec_nonpriv_imm_offset
+str_post_dec_nonpriv_imm_offset:
+ ldr0t pc,???
+
+ pass
+# arm testcase for str${cond}t $rd,???
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global str_post_dec_nonpriv_reg_offset
+str_post_dec_nonpriv_reg_offset:
+ str0t pc,???
+
+ pass
+# arm testcase for str${cond} $rd,???
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global str_post_dec_reg_offset
+str_post_dec_reg_offset:
+ str0 pc,???
+
+ pass
+# arm testcase for ldr${cond} $rd,???
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global str_post_inc_imm_offset
+str_post_inc_imm_offset:
+ ldr0 pc,???
+
+ pass
+# arm testcase for ldr${cond}t $rd,???
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global str_post_inc_nonpriv_imm_offset
+str_post_inc_nonpriv_imm_offset:
+ ldr0t pc,???
+
+ pass
+# arm testcase for str${cond}t $rd,???
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global str_post_inc_nonpriv_reg_offset
+str_post_inc_nonpriv_reg_offset:
+ str0t pc,???
+
+ pass
+# arm testcase for str${cond} $rd,???
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global str_post_inc_reg_offset
+str_post_inc_reg_offset:
+ str0 pc,???
+
+ pass
+# arm testcase for ldr${cond} $rd,???
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global str_pre_dec_imm_offset
+str_pre_dec_imm_offset:
+ ldr0 pc,???
+
+ pass
+# arm testcase for str${cond} $rd,???
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global str_pre_dec_reg_offset
+str_pre_dec_reg_offset:
+ str0 pc,???
+
+ pass
+# arm testcase for ldr${cond} $rd,???
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global str_pre_dec_wb_imm_offset
+str_pre_dec_wb_imm_offset:
+ ldr0 pc,???
+
+ pass
+# arm testcase for str${cond} $rd,???
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global str_pre_dec_wb_reg_offset
+str_pre_dec_wb_reg_offset:
+ str0 pc,???
+
+ pass
+# arm testcase for ldr${cond} $rd,???
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global str_pre_inc_imm_offset
+str_pre_inc_imm_offset:
+ ldr0 pc,???
+
+ pass
+# arm testcase for str${cond} $rd,???
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global str_pre_inc_reg_offset
+str_pre_inc_reg_offset:
+ str0 pc,???
+
+ pass
+# arm testcase for ldr${cond} $rd,???
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global str_pre_inc_wb_imm_offset
+str_pre_inc_wb_imm_offset:
+ ldr0 pc,???
+
+ pass
+# arm testcase for str${cond} $rd,???
+# mach: unfinished
+
+ .include "testutils.inc"
+
+ start
+
+ .global str_pre_inc_wb_reg_offset
+str_pre_inc_wb_reg_offset:
+ str0 pc,???
+
+ pass