summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/cris/asm/movsrpc.ms
diff options
context:
space:
mode:
Diffstat (limited to 'sim/testsuite/sim/cris/asm/movsrpc.ms')
-rw-r--r--sim/testsuite/sim/cris/asm/movsrpc.ms9
1 files changed, 9 insertions, 0 deletions
diff --git a/sim/testsuite/sim/cris/asm/movsrpc.ms b/sim/testsuite/sim/cris/asm/movsrpc.ms
new file mode 100644
index 00000000000..fccf31a1ce8
--- /dev/null
+++ b/sim/testsuite/sim/cris/asm/movsrpc.ms
@@ -0,0 +1,9 @@
+# mach: crisv3 crisv8 crisv10
+# xerror:
+# output: General register write to PC is not implemented.\nprogram stopped with signal 5.\n
+
+ .include "testutils.inc"
+ start
+ setf
+ movs.w r0,pc
+ quit