summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/cris/asm/movum.ms
diff options
context:
space:
mode:
Diffstat (limited to 'sim/testsuite/sim/cris/asm/movum.ms')
-rw-r--r--sim/testsuite/sim/cris/asm/movum.ms40
1 files changed, 40 insertions, 0 deletions
diff --git a/sim/testsuite/sim/cris/asm/movum.ms b/sim/testsuite/sim/cris/asm/movum.ms
new file mode 100644
index 00000000000..c6ea625fd74
--- /dev/null
+++ b/sim/testsuite/sim/cris/asm/movum.ms
@@ -0,0 +1,40 @@
+# mach: crisv3 crisv8 crisv10 crisv32
+# output: 5\nf5\n5\nfff5\n0\n
+
+; Movu between registers. Check that zero-extension is performed and the
+; full register is set.
+
+ .include "testutils.inc"
+
+ .data
+x:
+ .byte 5,-11
+ .word 5,-11
+ .word 0
+
+ start
+ move.d x,r5
+
+ movu.b [r5+],r3
+ test_move_cc 0 0 0 0
+ dumpr3
+
+ movu.b [r5],r3
+ test_move_cc 0 0 0 0
+ addq 1,r5
+ dumpr3
+
+ movu.w [r5+],r3
+ test_move_cc 0 0 0 0
+ dumpr3
+
+ movu.w [r5],r3
+ test_move_cc 0 0 0 0
+ addq 2,r5
+ dumpr3
+
+ movu.w [r5],r3
+ test_move_cc 0 1 0 0
+ dumpr3
+
+ quit