summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/cris/asm/raw3.ms
diff options
context:
space:
mode:
Diffstat (limited to 'sim/testsuite/sim/cris/asm/raw3.ms')
-rw-r--r--sim/testsuite/sim/cris/asm/raw3.ms22
1 files changed, 22 insertions, 0 deletions
diff --git a/sim/testsuite/sim/cris/asm/raw3.ms b/sim/testsuite/sim/cris/asm/raw3.ms
new file mode 100644
index 00000000000..1c9a86b323a
--- /dev/null
+++ b/sim/testsuite/sim/cris/asm/raw3.ms
@@ -0,0 +1,22 @@
+; Checking read-after-write: read-then-write unaffected.
+#mach: crisv32
+#output: Basic clock cycles, total @: 4\n
+#output: Memory source stall cycles: 0\n
+#output: Memory read-after-write stall cycles: 0\n
+#output: Movem source stall cycles: 0\n
+#output: Movem destination stall cycles: 0\n
+#output: Movem address stall cycles: 0\n
+#output: Multiplication source stall cycles: 0\n
+#output: Jump source stall cycles: 0\n
+#output: Branch misprediction stall cycles: 0\n
+#output: Jump target stall cycles: 0\n
+#sim: --cris-cycles=basic
+ .include "testutils.inc"
+ startnostack
+ .lcomm x,4
+ .lcomm y,4
+ move.d x,$r0
+ move.d y,$r1
+ move.d [$r0],$r2
+ move.d $r0,[$r1]
+ break 15