summaryrefslogtreecommitdiff
path: root/sim/mips/tx.igen
blob: cd8d76abc770b2deb84d2c6575b506ef1117cde5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
// -*- C -*-
//
// toshiba specific instructions.
//

011100,5.RS,5.RT,5.RD,00000000000:MMINORM:::MADD
"madd r<RS>, r<RT>":RD == 0
"madd r<RD>, r<RS>, r<RT>"
*r3900
{
  signed64 prod = (U8_4 (VL4_8 (HI), VL4_8 (LO))
		   + ((signed64) EXTEND32 (GPR[RT])
		      * (signed64) EXTEND32 (GPR[RS])));
  check_mult_hilo (SD_, HIHISTORY, LOHISTORY);
  TRACE_ALU_INPUT2 (GPR[RS], GPR[RT]);
  LO = EXTEND32 (prod);
  HI = EXTEND32 (VH4_8 (prod));
  TRACE_ALU_RESULT2 (HI, LO);
  if(RD != 0 )
    GPR[RD] = LO;
}


011100,5.RS,5.RT,5.RD,00000000001:MMINORM:::MADDU
"maddu r<RS>, r<RT>":RD == 0
"maddu r<RD>, r<RS>, r<RT>"
*r3900
{
  unsigned64 prod = (U8_4 (VL4_8 (HI), VL4_8 (LO))
		     + ((unsigned64) VL4_8 (GPR[RS])
			* (unsigned64) VL4_8 (GPR[RT])));
  check_mult_hilo (SD_, HIHISTORY, LOHISTORY);
  TRACE_ALU_INPUT2 (GPR[RS], GPR[RT]);
  LO = EXTEND32 (prod);
  HI = EXTEND32 (VH4_8 (prod));
  TRACE_ALU_RESULT2 (HI, LO);
  if(RD != 0)
    GPR[RD] = LO;
}

000000,CODE.20,001110::CO1:::SDBBP
"sdbbp"
*r3900:
{
  SignalException (DebugBreakPoint, instruction);
}