summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/arm/and.cgs
blob: cd8f0036fdd83604056bf81e326fa64a917cdeff (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
# arm testcase for and
# mach: all

# ??? Unfinished, more tests needed.

	.include "testutils.inc"

	start

# and$cond${set-cc?} $rd,$rn,$imm12

	.global and_imm
and_imm:
	mvi_h_gr r4,1
	mvi_h_cnvz 0,0,0,0
	and r5,r4,#1
	test_h_cnvz 0,0,0,0
	test_h_gr r5,1

# and$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftimm}

	.global and_reg_imm_shift
and_reg_imm_shift:
	mvi_h_gr r4,1
	mvi_h_gr r5,1
	mvi_h_cnvz 0,0,0,0
	and r6,r4,r5,lsl #1
	test_h_cnvz 0,0,0,0
	test_h_gr r6,0

# and$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftreg}

	.global and_reg_reg_shift
and_reg_reg_shift:
	mvi_h_gr r4,1
	mvi_h_gr r5,1
	mvi_h_gr r6,1
	mvi_h_cnvz 0,0,0,0
	and r7,r4,r5,lsl r6
	test_h_cnvz 0,0,0,0
	test_h_gr r7,0

	pass