summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/arm/b.cgs
blob: 414b96398a2836ea14f69ab6692a1497afe0d0a3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
# arm testcase for b$cond $offset24
# mach: all

# ??? Still need to test edge cases.

	.include "testutils.inc"

	start

	.global b
b:

# b foo

	b balways1
	fail
balways1:

# beq foo

	mvi_h_gr r4,4
	mvi_h_gr r5,4
	cmp r4,r5
	beq beq1
	fail
beq1:
	mvi_h_gr r5,5
	cmp r4,r5
	beq beq2
	b beq3
beq2:
	fail
beq3:

# bne foo

	mvi_h_gr r4,4
	mvi_h_gr r5,5
	cmp r4,r5
	bne bne1
	fail
bne1:
	mvi_h_gr r5,4
	cmp r4,r5
	bne bne2
	b bne3
bne2:
	fail
bne3:

# bcs foo

	mvi_h_cnvz 1,0,0,0
	bcs bcs1
	fail
bcs1:
	mvi_h_cnvz 0,0,0,0
	bcs bcs2
	b bcs3
bcs2:
	fail
bcs3:

# bcc foo

	mvi_h_cnvz 0,0,0,0
	bcc bcc1
	fail
bcc1:
	mvi_h_cnvz 1,0,0,0
	bcc bcc2
	b bcc3
bcc2:
	fail
bcc3:

# bmi foo

	mvi_h_cnvz 0,1,0,0
	bmi bmi1
	fail
bmi1:
	mvi_h_cnvz 0,0,0,0
	bmi bmi2
	b bmi3
bmi2:
	fail
bmi3:

# bpl foo

	mvi_h_cnvz 0,0,0,0
	bpl bpl1
	fail
bpl1:
	mvi_h_cnvz 0,1,0,0
	bpl bpl2
	b bpl3
bpl2:
	fail
bpl3:

# bvs foo

	mvi_h_cnvz 0,0,1,0
	bvs bvs1
	fail
bvs1:
	mvi_h_cnvz 0,0,0,0
	bvs bvs2
	b bvs3
bvs2:
	fail
bvs3:

# bvc foo

	mvi_h_cnvz 0,0,0,0
	bvc bvc1
	fail
bvc1:
	mvi_h_cnvz 0,0,1,0
	bvc bvc2
	b bvc3
bvc2:
	fail
bvc3:

# bhi foo

	mvi_h_gr r4,5
	mvi_h_gr r5,4
	cmp r4,r5
	bhi bhi1
	fail
bhi1:
	mvi_h_gr r5,5
	cmp r4,r5
	bhi bhi2
	b bhi3
bhi2:
	fail
bhi3:
	mvi_h_gr r5,6
	cmp r4,r5
	bhi bhi4
	b bhi5
bhi4:
	fail
bhi5:

# bls foo

	mvi_h_gr r4,4
	mvi_h_gr r5,5
	cmp r4,r5
	bls bls1
	fail
bls1:
	mvi_h_gr r5,4
	cmp r4,r5
	bls bls2
	fail
bls2:
	mvi_h_gr r5,3
	cmp r4,r5
	bls bls3
	b bls4
bls3:
	fail
bls4:

# bge foo

	mvi_h_gr r4,4
	mvi_h_gr r5,4
	cmp r4,r5
	bge bge1
	fail
bge1:
	mvi_h_gr r5,3
	cmp r4,r5
	bge bge2
	fail
bge2:
	mvi_h_gr r5,5
	cmp r4,r5
	bge bge3
	b bge4
bge3:
	fail
bge4:

# blt foo

	mvi_h_gr r4,4
	mvi_h_gr r5,5
	cmp r4,r5
	blt blt1
	fail
blt1:
	mvi_h_gr r5,4
	cmp r4,r5
	blt blt2
	b blt3
blt2:
	fail
blt3:
	mvi_h_gr r5,3
	cmp r4,r5
	blt blt4
	b blt5
blt4:
	fail
blt5:

# bgt foo

	mvi_h_gr r4,4
	mvi_h_gr r5,3
	cmp r4,r5
	bgt bgt1
	fail
bgt1:
	mvi_h_gr r5,4
	cmp r4,r5
	bgt bgt2
	b bgt3
bgt2:
	fail
bgt3:
	mvi_h_gr r5,5
	cmp r4,r5
	bgt bgt4
	b bgt5
bgt4:
	fail
bgt5:

# ble foo

	mvi_h_gr r4,4
	mvi_h_gr r5,4
	cmp r4,r5
	ble ble1
	fail
ble1:
	mvi_h_gr r5,5
	cmp r4,r5
	ble ble2
	fail
ble2:
	mvi_h_gr r5,3
	cmp r4,r5
	ble ble3
	b ble4
ble3:
	fail
ble4:

	pass