summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/arm/iwmmxt/tbcst.cgs
blob: b7138df982fb0f8991a9bae0bdad86309538b4eb (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
# Intel(r) Wireless MMX(tm) technology testcase for TBCST
# mach: xscale
# as: -mcpu=xscale+iwmmxt

	.include "testutils.inc"

	start

	.global tbcst
tbcst:
	# Enable access to CoProcessors 0 & 1 before
        # we attempt these instructions.

	mvi_h_gr   r1, 3
	mcr        p15, 0, r1, cr15, cr1, 0

	# Test Byte Wide Broadcast
	
	mvi_h_gr   r0, 0x12345678
	mvi_h_gr   r1, 0x9abcdef0
	mvi_h_gr   r2, 0x111111ff

	tmcrr	   wr0, r0, r1

	tbcstb     wr0, r2
	
	tmrrc	   r0, r1, wr0
	
	test_h_gr  r0, 0xffffffff
	test_h_gr  r1, 0xffffffff
	test_h_gr  r2, 0x111111ff
	
	# Test Half Word Wide Broadcast
	
	mvi_h_gr   r0, 0x12345678
	mvi_h_gr   r1, 0x9abcdef0
	mvi_h_gr   r2, 0x111111ff

	tmcrr	   wr0, r0, r1

	tbcsth     wr0, r2
	
	tmrrc	   r0, r1, wr0
	
	test_h_gr  r0, 0x11ff11ff
	test_h_gr  r1, 0x11ff11ff
	test_h_gr  r2, 0x111111ff
	
	# Test Word Wide Broadcast
	
	mvi_h_gr   r0, 0x12345678
	mvi_h_gr   r1, 0x9abcdef0
	mvi_h_gr   r2, 0x111111ff

	tmcrr	   wr0, r0, r1

	tbcstw     wr0, r2
	
	tmrrc	   r0, r1, wr0
	
	test_h_gr  r0, 0x111111ff
	test_h_gr  r1, 0x111111ff
	test_h_gr  r2, 0x111111ff
	
	pass