summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/arm/iwmmxt/textrm.cgs
blob: fb3dc94948fafa87316161e28f3dd4fc4a60423e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
# Intel(r) Wireless MMX(tm) technology testcase for TEXTRM
# mach: xscale
# as: -mcpu=xscale+iwmmxt

	.include "testutils.inc"

	start

	.global textrm
textrm:
	# Enable access to CoProcessors 0 & 1 before
        # we attempt these instructions.

	mvi_h_gr   r1, 3
	mcr        p15, 0, r1, cr15, cr1, 0

	# Test Unsigned Byte Wide Extraction
	
	mvi_h_gr   r0, 0x12345678
	mvi_h_gr   r1, 0x9abcdef0
	mvi_h_gr   r2, 0x111111ff

	tmcrr	   wr0, r0, r1

	textrmub   r2, wr0, #3
	
	tmrrc	   r0, r1, wr0
	
	test_h_gr  r0, 0x12345678
	test_h_gr  r1, 0x9abcdef0
	test_h_gr  r2, 0x00000012
	
	# Test Signed Byte Wide Extraction
	
	mvi_h_gr   r0, 0x12345678
	mvi_h_gr   r1, 0x9abcdef0
	mvi_h_gr   r2, 0x111111ff

	tmcrr	   wr0, r0, r1

	textrmsb   r2, wr0, #4
	
	tmrrc	   r0, r1, wr0
	
	test_h_gr  r0, 0x12345678
	test_h_gr  r1, 0x9abcdef0
	test_h_gr  r2, 0xfffffff0
	
	# Test Unsigned Half Word Wide Extraction
	
	mvi_h_gr   r0, 0x12345678
	mvi_h_gr   r1, 0x9abcdef0
	mvi_h_gr   r2, 0x111111ff

	tmcrr	   wr0, r0, r1

	textrmuh   r2, wr0, #3
	
	tmrrc	   r0, r1, wr0
	
	test_h_gr  r0, 0x12345678
	test_h_gr  r1, 0x9abcdef0
	test_h_gr  r2, 0x00009abc
	
	# Test Signed Half Word Wide Extraction
	
	mvi_h_gr   r0, 0x12345678
	mvi_h_gr   r1, 0x9abcdef0
	mvi_h_gr   r2, 0x111111ff

	tmcrr	   wr0, r0, r1

	textrmsh   r2, wr0, #1
	
	tmrrc	   r0, r1, wr0
	
	test_h_gr  r0, 0x12345678
	test_h_gr  r1, 0x9abcdef0
	test_h_gr  r2, 0x00001234
	
	# Test Unsigned Word Wide Extraction
	
	mvi_h_gr   r0, 0x12345678
	mvi_h_gr   r1, 0x9abcdef0
	mvi_h_gr   r2, 0x111111ff

	tmcrr	   wr0, r0, r1

	textrmuw   r2, wr0, #0
	
	tmrrc	   r0, r1, wr0
	
	test_h_gr  r0, 0x12345678
	test_h_gr  r1, 0x9abcdef0
	test_h_gr  r2, 0x12345678
	
	# Test Signed Word Wide Extraction
	
	mvi_h_gr   r0, 0x12345678
	mvi_h_gr   r1, 0x9abcdef0
	mvi_h_gr   r2, 0x111111ff

	tmcrr	   wr0, r0, r1

	textrmsw   r2, wr0, #1
	
	tmrrc	   r0, r1, wr0
	
	test_h_gr  r0, 0x12345678
	test_h_gr  r1, 0x9abcdef0
	test_h_gr  r2, 0x9abcdef0
	
	pass