summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/arm/thumb/ldr-sprel.cgs
blob: 11eee26401d5161b30ffbab3640b2f6d00ec028f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
# arm testcase for ldr ${bit10-rd},[sp,#$word8]
# mach: unfinished

	.include "testutils.inc"

	start

	.global ldr_sprel
ldr_sprel:
	ldr r0,[sp,#0]

	pass