summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/arm/thumb/ror.cgs
blob: 991fa66fdc16d8d8c07fd665386395f13165536c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
# arm testcase for ror $rd,$rs
# mach: unfinished

	.include "testutils.inc"

	start

	.global alu_ror
alu_ror:
	ror r0,r0

	pass