summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/arm/thumb/str-sprel.cgs
blob: 132edfb6f4f80e036d194c321475624b37c101fa (plain)
1
2
3
4
5
6
7
8
9
10
11
12
# arm testcase for str ${bit10-rd},[sp,#$word8]
# mach: unfinished

	.include "testutils.inc"

	start

	.global str_sprel
str_sprel:
	str r0,[sp,#0]

	pass