summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/arm/tst.cgs
blob: f07170753dce23b64087119630ee868835e81e8c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
# arm testcase for tst${cond}${set-cc?} $rn,$imm12
# mach: unfinished

	.include "testutils.inc"

	start

	.global tst_imm
tst_imm:
	tst00 pc,0

	pass
# arm testcase for tst$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftimm}
# mach: unfinished

	.include "testutils.inc"

	start

	.global tst_reg_imm_shift
tst_reg_imm_shift:
	tst00 pc,pc,pc,lsl 0

	pass
# arm testcase for tst$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftreg}
# mach: unfinished

	.include "testutils.inc"

	start

	.global tst_reg_reg_shift
tst_reg_reg_shift:
	tst00 pc,pc,pc,lsl pc

	pass