summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/cris/asm/tmulv32.ms
blob: 3326054e59d7e6ee1d069075f17cf8df0512e4d7 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
#mach: crisv32
#output: Basic clock cycles, total @: 6\n
#output: Memory source stall cycles: 0\n
#output: Memory read-after-write stall cycles: 0\n
#output: Movem source stall cycles: 0\n
#output: Movem destination stall cycles: 0\n
#output: Movem address stall cycles: 0\n
#output: Multiplication source stall cycles: 2\n
#output: Jump source stall cycles: 0\n
#output: Branch misprediction stall cycles: 0\n
#output: Jump target stall cycles: 0\n
#sim: --cris-cycles=basic

 .include "tmulv10.ms"