summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/fr30/add2.cgs
blob: 856acde6fe8b2c9c09de9a3898b97d0074b013b9 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
# fr30 testcase for add2 $m4,$Ri
# mach(): fr30

	.include "testutils.inc"

	START

	.text
	.global add
add:
	mvi_h_gr   	30,r8
	set_cc          0x0e	; Set mask opposite of expected
	add2       	-16,r8	; Max value of immediate field
	test_cc		0 0 0 1
	test_h_gr  	14,r8

	set_cc          0x0e	; Set mask opposite of expected
	add2       	-3,r8	; Mid value of immediate field
	test_cc		0 0 0 1
	test_h_gr  	11,r8

	set_cc          0x0e	; Set mask opposite of expected
	add2       	-1,r8	; Min value of immediate field
	test_cc		0 0 0 1
	test_h_gr  	10,r8

	set_cc          0x0a	; Set mask opposite of expected
	add2       	-10,r8	; Test zero and carry bits
	test_cc		0 1 0 1
	test_h_gr  	0,r8

	set_cc          0x07	; Set mask opposite of expected
	add2       	-16,r8	; Test negative bit
	test_cc		1 0 0 0
	test_h_gr  	-16,r8

	mvi_h_gr	0x80000000,r8
	set_cc          0x0c	; Set mask opposite of expected
	add2       	-1,r8	; Test overflow bit
	test_cc		0 0 1 1
	test_h_gr  	0x7fffffff,r8

	pass