summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/fr30/and.cgs
blob: 3148a3119156e99bd56443cbcb9ece459c945dd8 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
# fr30 testcase for and $Rj,$Ri, and $Rj,@$Ri
# mach(): fr30

	.include "testutils.inc"

	START

	.text
	.global and
and:
	; Test and $Rj,$Ri
	mvi_h_gr   	0xaaaaaaaa,r7
	mvi_h_gr   	0x55555555,r8
	set_cc          0x0b		; Set mask opposite of expected
	and      	r7,r8
	test_cc		0 1 1 1
	test_h_gr  	0,r8

	mvi_h_gr   	0xffff0000,r8
	set_cc          0x04		; Set mask opposite of expected
	and		r7,r8
	test_cc		1 0 0 0
	test_h_gr  	0xaaaa0000,r8

	mvi_h_gr   	0xffff,r8
	set_cc          0x0d		; Set mask opposite of expected
	and		r7,r8
	test_cc		0 0 0 1
	test_h_gr  	0xaaaa,r8

	; Test and $Rj,@$Ri
	mvi_h_gr   	0xaaaaaaaa,r7
	mvi_h_mem  	0x55555555,sp
	set_cc          0x0b		; Set mask opposite of expected
	and      	r7,@sp
	test_cc		0 1 1 1
	test_h_mem 	0,sp

	mvi_h_mem  	0xffff0000,sp
	set_cc          0x04		; Set mask opposite of expected
	and		r7,@sp
	test_cc		1 0 0 0
	test_h_mem 	0xaaaa0000,sp

	mvr_h_gr	sp,r9
	inci_h_gr	4,r9
	mvi_h_mem  	0xffffffff,sp
	mvi_h_mem  	0xffff0000,r9
	inci_h_gr	1,sp		; test unaligned access
	set_cc          0x05		; Set mask opposite of expected
	and		r7,@sp
	test_cc		1 0 0 1
	inci_h_gr	-1,sp
	test_h_mem 	0xaaaaaaaa,sp
	test_h_mem 	0xffff0000,r9

	pass