summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/fr30/andb.cgs
blob: c01d49d276bb4c683f7fd59f65da56d01a153a28 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
# fr30 testcase for andb $Rj,@$Ri
# mach(): fr30

	.include "testutils.inc"

	START

	.text
	.global andb
andb:
	; Test andb $Rj,@$Ri
	mvi_h_gr   	0xaaaaaaaa,r7
	mvi_h_mem  	0x55555555,sp
	set_cc          0x0b		; Set mask opposite of expected
	andb      	r7,@sp
	test_cc		0 1 1 1
	test_h_mem 	0x00555555,sp

	mvi_h_mem  	0xffffffff,sp
	set_cc          0x04		; Set mask opposite of expected
	andb		r7,@sp
	test_cc		1 0 0 0
	test_h_mem 	0xaaffffff,sp

	mvi_h_mem  	0x0fffffff,sp
	set_cc          0x0d		; Set mask opposite of expected
	andb		r7,@sp
	test_cc		0 0 0 1
	test_h_mem 	0x0affffff,sp

	pass