1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
|
# fr30 testcase for division
# mach(): fr30
.include "testutils.inc"
START
.text
.global div
div:
; simple division 12 / 3
mvi_h_gr 0x00000003,r2
mvi_h_dr 0xdeadbeef,mdh
mvi_h_dr 0x0000000c,mdl
div0s r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div2 r2
div3
div4s
test_h_gr 0x00000003,r2
test_h_dr 0x00000000,mdh
test_h_dr 0x00000004,mdl
test_dbits 0x0
; example 1 from div0s the manual
mvi_h_gr 0x01234567,r2
mvi_h_dr 0xdeadbeef,mdh
mvi_h_dr 0xfedcba98,mdl
div0s r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div2 r2
div3
div4s
test_h_gr 0x01234567,r2
test_h_dr 0xffffffff,mdh
test_h_dr 0xffffffff,mdl
test_dbits 0x3
; example 2 from div0s the manual
mvi_h_dr 0xdeadbeef,mdh
mvi_h_dr 0xfedcba98,mdl
mvi_h_gr 0x1234567,r2
mvi_h_gr 1,r0
mvi_h_gr 32,r1
div0s r2
loop1: sub r0,r1
bne:d loop1
div1 r2
div2 r2
div3
div4s
test_h_gr 0x01234567,r2
test_h_dr 0xffffffff,mdh
test_h_dr 0xffffffff,mdl
test_dbits 0x3
; example 1 from div0u in the manual
mvi_h_gr 0x01234567,r2
mvi_h_dr 0xdeadbeef,mdh
mvi_h_dr 0xfedcba98,mdl
div0u r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
div1 r2
test_h_gr 0x01234567,r2
test_h_dr 0x00000078,mdh
test_h_dr 0x000000e0,mdl
test_dbits 0x0
; example 2 from div0u in the manual
mvi_h_dr 0xdeadbeef,mdh
mvi_h_dr 0xfedcba98,mdl
mvi_h_gr 0x1234567,r2
mvi_h_gr 1,r0
mvi_h_gr 32,r1
div0u r2
loop2: sub r0,r1
bne:d loop2
div1 r2
test_h_gr 0x01234567,r2
test_h_dr 0x00000078,mdh
test_h_dr 0x000000e0,mdl
test_dbits 0x0
pass
|