summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/frv/fckule.cgs
blob: 9830a66a8f56fd1783bd596e64358f3f05d7ec35 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
# frv testcase for fckule $FCCi,$CCj_float
# mach: all

	.include "testutils.inc"

	start

	.global fckule
fckule:
	set_spr_immed	0x1b1b,cccr
	set_fcc		0x0 0
	fckule		fcc0,cc3
	test_spr_immed	0x1b9b,cccr

	set_spr_immed	0x1b1b,cccr
	set_fcc		0x1 0
	fckule		fcc0,cc3
	test_spr_immed	0x1bdb,cccr

	set_spr_immed	0x1b1b,cccr
	set_fcc		0x2 0
	fckule		fcc0,cc3
	test_spr_immed	0x1b9b,cccr

	set_spr_immed	0x1b1b,cccr
	set_fcc		0x3 0
	fckule		fcc0,cc3
	test_spr_immed	0x1bdb,cccr

	set_spr_immed	0x1b1b,cccr
	set_fcc		0x4 0
	fckule		fcc0,cc3
	test_spr_immed	0x1bdb,cccr

	set_spr_immed	0x1b1b,cccr
	set_fcc		0x5 0
	fckule		fcc0,cc3
	test_spr_immed	0x1bdb,cccr

	set_spr_immed	0x1b1b,cccr
	set_fcc		0x6 0
	fckule		fcc0,cc3
	test_spr_immed	0x1bdb,cccr

	set_spr_immed	0x1b1b,cccr
	set_fcc		0x7 0
	fckule		fcc0,cc3
	test_spr_immed	0x1bdb,cccr

	set_spr_immed	0x1b1b,cccr
	set_fcc		0x8 0
	fckule		fcc0,cc3
	test_spr_immed	0x1bdb,cccr

	set_spr_immed	0x1b1b,cccr
	set_fcc		0x9 0
	fckule		fcc0,cc3
	test_spr_immed	0x1bdb,cccr

	set_spr_immed	0x1b1b,cccr
	set_fcc		0xa 0
	fckule		fcc0,cc3
	test_spr_immed	0x1bdb,cccr

	set_spr_immed	0x1b1b,cccr
	set_fcc		0xb 0
	fckule		fcc0,cc3
	test_spr_immed	0x1bdb,cccr

	set_spr_immed	0x1b1b,cccr
	set_fcc		0xc 0
	fckule		fcc0,cc3
	test_spr_immed	0x1bdb,cccr

	set_spr_immed	0x1b1b,cccr
	set_fcc		0xd 0
	fckule		fcc0,cc3
	test_spr_immed	0x1bdb,cccr

	set_spr_immed	0x1b1b,cccr
	set_fcc		0xe 0
	fckule		fcc0,cc3
	test_spr_immed	0x1bdb,cccr

	set_spr_immed	0x1b1b,cccr
	set_fcc		0xf 0
	fckule		fcc0,cc3
	test_spr_immed	0x1bdb,cccr

	pass