1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
|
# frv testcase for sdiv $GRi,$GRj,$GRk
# mach: all
.include "../testutils.inc"
start
.global sdiv
sdiv:
; simple division 12 / 3
set_gr_immed 3,gr3
set_gr_immed 12,gr1
sdiv gr1,gr3,gr2
test_gr_immed 4,gr2
; Random example
set_gr_limmed 0x0123,0x4567,gr3
set_gr_limmed 0xfedc,0xba98,gr1
sdiv gr1,gr3,gr2
test_gr_immed -1,gr2
; Special case from the Arch Spec Vol 2
or_spr_immed 0x20,isr ; turn on isr.edem
set_gr_immed -1,gr3
set_gr_limmed 0x8000,0x0000,gr1
sdiv gr1,gr3,gr2
test_gr_limmed 0x7fff,0xffff,gr2
test_spr_bits 0x4,2,1,isr ; isr.aexc is set
and_spr_immed -33,isr ; turn off isr.edem
; set up exception handler
set_psr_et 1
and_spr_immed -4081,tbr ; clear tbr.tt
set_gr_spr tbr,gr17
inc_gr_immed 0x170,gr17 ; address of exception handler
set_bctrlr_0_0 gr17
set_spr_immed 128,lcr
set_gr_immed 0,gr15
; divide will cause overflow
set_spr_addr ok1,lr
set_gr_immed -1,gr3
set_gr_limmed 0x8000,0x0000,gr1
e1: sdiv gr1,gr3,gr2 ; overflow
test_gr_immed 1,gr15
test_gr_limmed 0x8000,0x0000,gr2; gr2 updated
; divide by zero
set_spr_addr ok2,lr
set_gr_immed 0xdeadbeef,gr2
e2: sdiv gr1,gr0,gr2 ; divide by zero
test_gr_immed 2,gr15 ; handler called
test_gr_immed 0xdeadbeef,gr2 ; gr2 not updated.
pass
ok1: ; exception handler for overflow
test_spr_bits 0x18,3,0x2,isr ; isr.dtt is set
test_spr_bits 0x0001,0,0x1,esr0 ; esr0 is valid
test_spr_bits 0x003e,1,0x13,esr0 ; esr0.ec is set
inc_gr_immed 1,gr15
rett 0
fail
ok2: ; exception handler for divide by zero
test_spr_bits 0x18,3,0x3,isr ; isr.dtt is set
test_spr_bits 0x0001,0,0x1,esr0 ; esr0 is valid
test_spr_bits 0x003e,1,0x13,esr0 ; esr0.ec is set
inc_gr_immed 1,gr15
rett 0
fail
|
