summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/frv/interrupts/Ipipe-fr400.cgs
blob: dad9f0e68820f6b42fb6f45d6f2218efa2b76ac0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
# frv testcase
# mach: fr400 

	.include "testutils.inc"

	start

	.global Ipipe
Ipipe:
	; Clear the packing bit of the insn at 'pack:'. We can't
	; simply use '.p' because the assembler will catch the error.
	set_gr_mem	pack,gr10
	and_gr_immed	0x7fffffff,gr10
	set_mem_gr	gr10,pack
	set_gr_addr	pack,gr10
	flush_data_cache gr10

	and_spr_immed	-4081,tbr		; clear tbr.tt
	set_gr_spr	tbr,gr7
	inc_gr_immed	0x070,gr7		; address of exception handler
	set_bctrlr_0_0  gr7
	set_spr_immed	128,lcr
	set_spr_addr	ok0,lr
	set_psr_et	1

bundle:	add.p		gr1,gr1,gr1
pack:	add		gr2,gr2,gr2
bad:	add		gr3,gr3,gr3
	fail
ok0:
	test_spr_immed	1,esfr1
	test_spr_bits	0x3f,0,0xb,esr0
	test_spr_addr	bundle,epcr0

	pass