1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
|
# frv testcase for mqcpxru $GRi,$GRj,$GRk
# mach: all
.include "testutils.inc"
start
.global mqcpxru
mqcpxru:
set_fr_iimmed 4,2,fr8 ; multiply small numbers
set_fr_iimmed 5,3,fr10
set_fr_iimmed 1,2,fr9 ; multiply by 1
set_fr_iimmed 3,1,fr11
mqcpxru fr8,fr10,acc0
test_accg_immed 0,accg0
test_acc_immed 14,acc0
test_accg_immed 0,accg1
test_acc_immed 1,acc1
set_fr_iimmed 0,2,fr8 ; multiply by 0
set_fr_iimmed 2,0,fr10
set_fr_iimmed 0x3fff,1,fr9 ; 15 bit result
set_fr_iimmed 2,0x0001,fr11
mqcpxru fr8,fr10,acc0
test_accg_immed 0,accg0
test_acc_immed 0,acc0
test_accg_immed 0,accg1
test_acc_limmed 0x0000,0x7ffd,acc1
set_fr_iimmed 0x4000,1,fr8 ; 16 bit result
set_fr_iimmed 4,0x0001,fr10
set_fr_iimmed 0x8000,1,fr9 ; 17 bit result
set_fr_iimmed 4,0x0001,fr11
mqcpxru fr8,fr10,acc0
test_accg_immed 0,accg0
test_acc_limmed 0x0000,0xffff,acc0
test_accg_immed 0,accg1
test_acc_immed 0x0001ffff,acc1
set_fr_iimmed 0x7fff,0x0000,fr8 ; max positive result
set_fr_iimmed 0x7fff,0x7fff,fr10
set_fr_iimmed 0x8000,0x8000,fr9 ; max positive result
set_fr_iimmed 0x8000,0x0000,fr11
mqcpxru fr8,fr10,acc0
test_accg_immed 0,accg0
test_acc_immed 0x3fff0001,acc0
test_accg_immed 0,accg1
test_acc_limmed 0x4000,0x0000,acc1
set_fr_iimmed 0xffff,0x0000,fr8 ; max positive result
set_fr_iimmed 0xffff,0xffff,fr10
set_fr_iimmed 0x0000,0x0001,fr9 ; saturation
set_fr_iimmed 0xffff,0x0001,fr11
mqcpxru fr8,fr10,acc0
test_spr_bits 0x3c,2,0x4,msr0 ; msr0.sie is set
test_spr_bits 2,1,1,msr0 ; msr0.ovf is set
test_spr_bits 1,0,1,msr0 ; msr0.aovf is set
test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt is set
test_accg_immed 0,accg0
test_acc_limmed 0xfffe,0x0001,acc0
test_accg_immed 0,accg1
test_acc_immed 0,acc1
set_fr_iimmed 0x0000,0xffff,fr8 ; saturation
set_fr_iimmed 0xffff,0xffff,fr10
set_fr_iimmed 0xfffe,0xffff,fr9 ; saturation
set_fr_iimmed 0xffff,0xffff,fr11
mqcpxru fr8,fr10,acc0
test_spr_bits 0x3c,2,0xc,msr0 ; msr0.sie is set
test_spr_bits 2,1,1,msr0 ; msr0.ovf is set
test_spr_bits 1,0,1,msr0 ; msr0.aovf is set
test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt is set
test_accg_immed 0,accg0
test_acc_immed 0,acc0
test_accg_immed 0,accg1
test_acc_immed 0,acc1
pass
|
