summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/frv/nldqfu.cgs
blob: ffe2990cff055ae1fb0092237b5374a1d1cdd44d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
# frv testcase for nldqfu @($GRi,$GRj),$GRk
# mach: frv
# as(frv): -mcpu=frv

	.include "testutils.inc"

	start

	.global nldqfu
nldqfu:
	set_mem_limmed	0xdead,0xbeef,sp
	inc_gr_immed	-4,sp
	set_mem_limmed	0xbeef,0xdead,sp
	inc_gr_immed	-4,sp
	set_mem_limmed	0x1234,0x5678,sp
	inc_gr_immed	-4,sp
	set_mem_limmed	0x9abc,0xdef0,sp
	set_gr_gr	sp,gr20
	set_fr_iimmed	0xdead,0xbeef,fr8
	set_fr_iimmed	0xbeef,0xdead,fr9
	set_fr_iimmed	0x1234,0x5678,fr10
	set_fr_iimmed	0x9abc,0xdef0,fr11

	set_gr_immed	0,gr7
	nldqfu 		@(sp,gr7),fr8
	test_fr_limmed	0x9abc,0xdef0,fr8
	test_fr_limmed	0x1234,0x5678,fr9
	test_fr_limmed	0xbeef,0xdead,fr10
	test_fr_limmed	0xdead,0xbeef,fr11
	test_gr_gr	sp,gr20
	test_spr_limmed	0xc8c0,0x0001,nesr0
	test_spr_gr	neear0,gr20
	test_spr_limmed	0x0000,0x0000,fner1
	test_spr_limmed	0x0000,0x0000,fner0

	set_fr_iimmed	0xdead,0xbeef,fr8
	set_fr_iimmed	0xbeef,0xdead,fr9
	set_fr_iimmed	0x1234,0x5678,fr10
	set_fr_iimmed	0x9abc,0xdef0,fr11
	inc_gr_immed	-16,sp
	set_gr_immed	16,gr7
	nldqfu 		@(sp,gr7),fr8
	test_fr_limmed	0x9abc,0xdef0,fr8
	test_fr_limmed	0x1234,0x5678,fr9
	test_fr_limmed	0xbeef,0xdead,fr10
	test_fr_limmed	0xdead,0xbeef,fr11
	test_gr_gr	sp,gr20
	test_spr_limmed	0xc8c0,0x0401,nesr1
	test_spr_gr	neear1,gr20
	test_spr_limmed	0x0000,0x0000,fner1
	test_spr_limmed	0x0000,0x0000,fner0

	set_fr_iimmed	0xdead,0xbeef,fr8
	set_fr_iimmed	0xbeef,0xdead,fr9
	set_fr_iimmed	0x1234,0x5678,fr10
	set_fr_iimmed	0x9abc,0xdef0,fr11
	inc_gr_immed	16,sp
	set_gr_immed	-16,gr7
	nldqfu 		@(sp,gr7),fr8
	test_fr_limmed	0x9abc,0xdef0,fr8
	test_fr_limmed	0x1234,0x5678,fr9
	test_fr_limmed	0xbeef,0xdead,fr10
	test_fr_limmed	0xdead,0xbeef,fr11
	test_gr_gr	sp,gr20
	test_spr_limmed	0xc8c0,0x0801,nesr2
	test_spr_gr	neear2,gr20
	test_spr_limmed	0x0000,0x0000,fner1
	test_spr_limmed	0x0000,0x0000,fner0

	pass