summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/m32r/bc24.cgs
blob: 6bb43334e8fe7db0abdb3dda5f2518b1b1e18cc1 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
# m32r testcase for bc $disp24
# mach(): m32r m32rx

	.include "testutils.inc"

	start

	.global bc24
bc24:

	mvi_h_condbit 0
	bc.l test0fail
	bra test0pass
test0fail:
	fail
test0pass:

	mvi_h_condbit 1
	bc.l test1pass
	fail
test1pass:

	pass