summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/m32r/stb-d.cgs
blob: 37c2d733d72f30e472050f0cb80e1f8dc9eec49b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
# m32r testcase for stb $src1,@($slo16,$src2)
# mach(): m32r m32rx

	.include "testutils.inc"

	start

	.global stb_d
stb_d:
	mvaddr_h_gr r4, data_loc
	mvi_h_gr    r5, 0x1234

	stb r5, @(#8,r4)

	mvaddr_h_gr r4, data_loc2
	ld r4, @r4
	test_h_gr r4, 0x34000000 ; big endian processor

	pass

data_loc:
	.word 0
	.word 0
data_loc2:
	.word 0