sim/testsuite/sim/m32r/uwrite16.ms


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18

# mach: m32r m32rx
# xerror:
# output: *misaligned write*

	.include "testutils.inc"

	start

; construct bra trap2_handler in trap 2 slot
	ld24 r0,#foo+1
	sth r0,@r0
	fail
	exit 0

.data
	.p2align 2
foo:
	.short 42