summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/sh/fmac.s
blob: eba1da5f4d8b09aac575fcf01950e1a42638482b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
# sh testcase for fmac 
# mach: sh
# as(sh):	-defsym sim_cpu=0

	.include "testutils.inc"

	start
fmac_:
	set_grs_a5a5
	set_fprs_a5a5
	# 0.0 * x + y = y.

	fldi0	fr0
	fldi1	fr1
	fldi1	fr2
	fmac	fr0, fr1, fr2
	# check result.
	fldi1	fr0
	fcmp/eq	fr0, fr2
	bt	.L0
	fail
.L0:
	# x * y + 0.0 = x * y.

	fldi1	fr0
	fldi1	fr1
	fldi0	fr2
	# double it.
	fadd	fr1, fr2
	fmac	fr0, fr1, fr2
	# check result.
	fldi1	fr0
	fadd	fr0, fr0
	fcmp/eq	fr0, fr2
	bt	.L1
	fail
.L1:	
	# x * 0.0 + y = y.

	fldi1	fr0
	fldi0	fr1
	fldi1	fr2
	fadd	fr2, fr2
	fmac	fr0, fr1, fr2
	# check result.
	fldi1	fr0
	# double fr0.
	fadd	fr0, fr0
	fcmp/eq	fr0, fr2
	bt	.L2
	fail
.L2:
	# x * 0.0 + 0.0 = 0.0

	fldi1	fr0
	fadd	fr0, fr0
	fldi0	fr1
	fldi0	fr2
	fmac	fr0, fr1, fr2
	# check result.
	fldi0	fr0
	fcmp/eq	fr0, fr2
	bt	.L3
	fail
.L3:	
	# 0.0 * x + 0.0 = 0.0.

	fldi0	fr0
	fldi1	fr1
	# double it.
	fadd	fr1, fr1
	fldi0	fr2
	fmac	fr0, fr1, fr2
	# check result.
	fldi0	fr0
	fcmp/eq	fr0, fr2
	bt	.L4
	fail
.L4:
	test_grs_a5a5
	assert_fpreg_i	0, fr0
	assert_fpreg_i	2, fr1
	assert_fpreg_i	0, fr2
	test_fpr_a5a5	fr3
	test_fpr_a5a5	fr4
	test_fpr_a5a5	fr5
	test_fpr_a5a5	fr6
	test_fpr_a5a5	fr7
	test_fpr_a5a5	fr8
	test_fpr_a5a5	fr9
	test_fpr_a5a5	fr10
	test_fpr_a5a5	fr11
	test_fpr_a5a5	fr12
	test_fpr_a5a5	fr13
	test_fpr_a5a5	fr14
	test_fpr_a5a5	fr15
	pass
	exit 0