summaryrefslogtreecommitdiff
path: root/manual/conf.texi
diff options
context:
space:
mode:
Diffstat (limited to 'manual/conf.texi')
-rw-r--r--manual/conf.texi12
1 files changed, 12 insertions, 0 deletions
diff --git a/manual/conf.texi b/manual/conf.texi
index 079bdb295e..62ab444139 100644
--- a/manual/conf.texi
+++ b/manual/conf.texi
@@ -690,6 +690,12 @@ Inquire about the associativity of the Level 1 instruction cache.
@standards{GNU, unistd.h}
Inquire about the line length of the Level 1 instruction cache.
+On aarch64, the cache line size returned is the minimum instruction cache line
+size observable by userspace. This is typically the same as the L1 icache
+size but on some cores it may not be so. However, it is specified in the
+architecture that operations such as cache line invalidation are consistent
+with the size reported with this variable.
+
@item _SC_LEVEL1_DCACHE_SIZE
@standards{GNU, unistd.h}
Inquire about the size of the Level 1 data cache.
@@ -702,6 +708,12 @@ Inquire about the associativity of the Level 1 data cache.
@standards{GNU, unistd.h}
Inquire about the line length of the Level 1 data cache.
+On aarch64, the cache line size returned is the minimum data cache line size
+observable by userspace. This is typically the same as the L1 dcache size but
+on some cores it may not be so. However, it is specified in the architecture
+that operations such as cache line invalidation are consistent with the size
+reported with this variable.
+
@item _SC_LEVEL2_CACHE_SIZE
@standards{GNU, unistd.h}
Inquire about the size of the Level 2 cache.