summaryrefslogtreecommitdiff
path: root/longlong.h
Commit message (Collapse)AuthorAgeFilesLines
* (aarch64): Make add_ssaaaa and sub_ddmmss actually work.Torbjorn Granlund2013-01-051-14/+7
|
* Refine cpp test for vax.Torbjorn Granlund2012-12-051-2/+2
|
* Conditionalise ARM asm on !__thumb__.Torbjorn Granlund2012-11-291-1/+1
|
* Add copyright years.Torbjorn Granlund2012-11-201-1/+1
|
* Add ARM64 support. Add AVR support.Torbjorn Granlund2012-11-121-0/+38
|
* De-support old POWER asm syntax.Torbjorn Granlund2012-10-251-22/+22
|
* Fix typo in last change.Torbjorn Granlund2012-04-041-3/+2
|
* (ARM count_leading_zeros): Enable for more arch versions.Torbjorn Granlund2012-04-041-2/+10
|
* Use __clz_tab[128] in count_trailing_zeros (C variant).Marco Bodrato2012-03-201-5/+5
|
* longlong.h (_PROTO): Remove.Marco Bodrato2012-03-191-17/+9
|
* (count_trailing_zeros): Write better pure C default variant.Torbjorn Granlund2012-03-191-3/+28
|
* Improve udiv_w_sdiv declarations.Torbjorn Granlund2012-02-031-0/+1
|
* (s390 umul_ppmm): Fix typo in pure C variant.Torbjorn Granlund2011-10-141-1/+1
|
* AC_DEFINE and use HAVE_HOST_CPU_s390_zarch.Torbjorn Granlund2011-10-141-1/+1
|
* (s390): Put back an accidentally deleted #else.Torbjorn Granlund2011-10-131-1/+2
|
* (s390): Improve umul_ppmm and udiv_qrnnd support.Torbjorn Granlund2011-10-121-6/+51
|
* (s390x): Add __CLOBBER_CC for relevant asm patterns.Torbjorn Granlund2011-10-111-7/+9
|
* (s390x add_ssaaaa): Remove algsi/slgsi until we support z10.Torbjorn Granlund2011-10-091-27/+5
|
* (s390): Put back UDItype casts to make gcc reloading use right more for ↵Torbjorn Granlund2011-10-091-8/+20
| | | | | | constants. (s390 count_leading_zeros): Disable until we support z10 specifically.
* Misc additional s390 changes.Torbjorn Granlund2011-10-071-6/+32
|
* (s390): Add 32-bit zarch umul_ppmm and udiv_qrnnd.Torbjorn Granlund2011-10-071-19/+38
|
* Add s390/64 support, enhance s390/32 support.Torbjorn Granlund2011-10-041-1/+64
|
* (SH): Recognise predefs for all SH processors as defined by current gcc ↵Torbjorn Granlund2011-09-261-1/+1
| | | | versions.
* Undo 2009-03-01 change.Torbjorn Granlund2010-05-051-1/+1
|
* Document LONGLONG_STANDALONE and NO_ASM.Torbjorn Granlund2009-08-121-5/+12
|
* (arm count_leading_zeros): Define for armv5.Torbjorn Granlund2009-06-111-0/+6
|
* (mips, powerpc): Provide assembly-free umul_ppmm for newer gcc.Torbjorn Granlund2009-03-011-5/+45
|
* (umul_ppmm) [alpha]: Define using __builtin_alpha_umulh when possible.tege2008-02-271-3/+12
| | | | (count_trailing_zeros): Force destination register mode.
* (sub_ddmmss) [powerpc 64]: Add more variants for constant args.tege2007-09-241-27/+51
|
* Update license to version 3.tege2007-09-181-3/+1
|
* (umul_ppmm) [mmix]: New.tege2006-11-041-0/+5
|
* Update FSF's address.tege2006-02-151-2/+2
|
* (many places): Remove lvalue casts.tege2005-05-231-32/+32
|
* (add_ssaaaa) [x86]: Remove lvalue casts.tege2005-05-221-4/+4
| | | | (sub_ddmmss) [x86]: Likewise.
* *** empty log message ***tege2005-05-141-1/+1
|
* (add_ssaaaa) [x86_64]: Restrict allowed immediate operands.tege2005-05-141-4/+4
| | | | (sub_ddmmss) [x86_64]: Likewise.
* (ia64 umul_ppmm): Add version for icc.tege2004-10-151-0/+9
|
* Exclude masquerading __INTEL_COMPILER from ia64 asm.tege2004-10-141-1/+1
|
* * longlong.h (count_leading_zeros_gcc_clz,Kevin Ryde2004-04-241-3/+65
| | | | | | count_trailing_zeros_gcc_ctz): New macros. (count_leading_zeros, count_trailing_zeros) [x86]: Use them on gcc 3.4.
* * longlong.h (power, powerpc): Add comments on how we select this code.Kevin Ryde2004-03-201-2/+19
|
* * longlong.h (count_leading_zeros) [alpha gcc]: New version, inliningKevin Ryde2004-02-281-6/+33
| | | | mpn/alpha/cntlz.asm cmpbge technique.
* * longlong.h (power, powerpc): Use HAVE_HOST_CPU_FAMILY_power andKevin Ryde2004-02-111-14/+8
| | | | HAVE_HOST_CPU_FAMILY_powerpc rather than various cpp defines.
* * longlong.h (sub_ddmmss) [ia64]: New macro.Kevin Ryde2004-01-101-0/+14
|
* * longlong.h (sub_ddmmss) [generic]: Use al<bl for the borrow ratherKevin Ryde2004-01-101-3/+3
| | | | | than __x>al, since the former can be done without waiting for __x, helping superscalar chips, in particular alpha ev5 and ev6.
* * longlong.h (umul_ppmm) [generic]: Add comments about squaringKevin Ryde2004-01-021-1/+10
| | | | (dropped from tasks list)
* Bit more of:Kevin Ryde2003-11-061-2/+2
| | | | | | * gmp-impl.h (HAVE_HOST_CPU_alpha_CIX): New define. (ULONG_PARITY, popc_limb): Use it, to pick up ev7 as well as 67 and 68. * longlong.h (count_leading_zeros, count_trailing_zeros): Ditto.
* * gmp-impl.h (HAVE_HOST_CPU_alpha_CIX): New define.Kevin Ryde2003-11-061-2/+2
| | | | | (ULONG_PARITY, popc_limb): Use it, to pick up ev7 as well as 67 and 68. * longlong.h (count_leading_zeros, count_trailing_zeros): Ditto.
* (AMD64): __x86_64__ => __amd64__.tege2003-10-191-1/+3
| | | | (64-bit powerpc): Only define carry-dependent macros if !_LONG_LONG_LIMB.
* Amend comments associated with:Kevin Ryde2003-08-191-4/+3
| | | | | * longlong.h (count_trailing_zeros) [x86_64]: Use "%q0" to force 64-bit register destination. Pointed out by Torbjorn.
* * longlong.h (add_ssaaaa, sub_ddmmss) [hppa 64]: Move down into mainKevin Ryde2003-08-191-13/+14
| | | | | __GNUC__ block. Exclude for _LONG_LONG_LIMB (ie. ABI=2.0n) since these forms are only for ABI=2.0w.
View Lorry Controller Status