diff options
| author | Karel Gardas <karel.gardas@centrum.cz> | 2011-07-06 21:05:13 +0200 |
|---|---|---|
| committer | Manuel M T Chakravarty <chak@cse.unsw.edu.au> | 2011-08-10 22:03:41 +1000 |
| commit | 454b34cb3b67dec21f023339c4d53d734af7605d (patch) | |
| tree | 4983465d131fa3122ea364edc7e928b05b84dddf /includes | |
| parent | 226541c418258e486399a6ebe3814bdac99af461 (diff) | |
| download | haskell-454b34cb3b67dec21f023339c4d53d734af7605d.tar.gz | |
add support for STG floating-point regs using VFPv3
This patch adds mapping for STG floating point registers
using ARM VFPv3. Since I'm using just d8-d11 also processors
with just VFPv3-D16 implemented should work (e.g. NVidia Tegra2,
Marvell Dove)
Diffstat (limited to 'includes')
| -rw-r--r-- | includes/stg/MachRegs.h | 46 |
1 files changed, 44 insertions, 2 deletions
diff --git a/includes/stg/MachRegs.h b/includes/stg/MachRegs.h index 4b75c50417..cf0079676c 100644 --- a/includes/stg/MachRegs.h +++ b/includes/stg/MachRegs.h @@ -1,6 +1,6 @@ /* ----------------------------------------------------------------------------- * - * (c) The GHC Team, 1998-2009 + * (c) The GHC Team, 1998-2011 * * Registers used in STG code. Might or might not correspond to * actual machine registers. @@ -699,7 +699,39 @@ /* ----------------------------------------------------------------------------- The ARM EABI register mapping - -------------------------------------------------------------------------- */ + + Here we consider ARM mode (i.e. 32bit isns) + and also CPU with full VFPv3 implementation + + ARM registers (see Chapter 5.1 in ARM IHI 0042D) + + r15 PC The Program Counter. + r14 LR The Link Register. + r13 SP The Stack Pointer. + r12 IP The Intra-Procedure-call scratch register. + r11 v8 Variable-register 8. + r10 v7 Variable-register 7. + r9 v6/SB/TR Platform register. The meaning of this register is + defined by the platform standard. + r8 v5 Variable-register 5. + r7 v4 Variable register 4. + r6 v3 Variable register 3. + r5 v2 Variable register 2. + r4 v1 Variable register 1. + r3 a4 Argument / scratch register 4. + r2 a3 Argument / scratch register 3. + r1 a2 Argument / result / scratch register 2. + r0 a1 Argument / result / scratch register 1. + + VFPv2/VFPv3/NEON registers + s0-s15/d0-d7/q0-q3 Argument / result/ scratch registers + s16-s31/d8-d15/q4-q7 callee-saved registers (must be preserved across + subrutine calls) + + VFPv3/NEON registers (added to the VFPv2 registers set) + d16-d31/q8-q15 Argument / result/ scratch registers + ----------------------------------------------------------------------------- */ + #if arm_REGS @@ -714,6 +746,16 @@ #define REG_R4 r10 #define REG_SpLim r11 +/* d8 */ +#define REG_F1 s16 +#define REG_F2 s17 +/* d9 */ +#define REG_F3 s18 +#define REG_F4 s19 + +#define REG_D1 d10 +#define REG_D2 d11 + #endif /* arm */ #endif /* NO_REGS */ |