summaryrefslogtreecommitdiff
path: root/testsuite/tests/programs/barton-mangler-bug/Main.hs
diff options
context:
space:
mode:
Diffstat (limited to 'testsuite/tests/programs/barton-mangler-bug/Main.hs')
-rw-r--r--testsuite/tests/programs/barton-mangler-bug/Main.hs28
1 files changed, 28 insertions, 0 deletions
diff --git a/testsuite/tests/programs/barton-mangler-bug/Main.hs b/testsuite/tests/programs/barton-mangler-bug/Main.hs
new file mode 100644
index 0000000000..34b8dd8cd5
--- /dev/null
+++ b/testsuite/tests/programs/barton-mangler-bug/Main.hs
@@ -0,0 +1,28 @@
+module Main where
+import Physical
+import Basic
+import TypesettingTricks
+import PlotExample
+import Expected
+sinExample:: SignalRep Time Voltage
+sinExample = sine (V 2.0) (Hz 10) 0.0
+sinPlot = plotExample "sine" sinExpected sinExample 0.0 1.0
+pieceExample = toSig Pulse_dc
+ { start_delay=(Sec 1.0),
+ rise_time=(Sec 0.2),
+ pulse_width=(Sec 3.0),
+ fall_time=(Sec 0.3),
+ dc_offset=(V (- 1.0)),
+ period=(Sec 10.0),
+ amplitude=(V 5.0),
+ over=Overshoot{ringing=(V 0.2),
+ pulse_width=(Sec 3.0),
+ oscillation=(Hz 2.0),
+ damp_fac=1.0},
+ under=Overshoot{ringing=(V (- 0.25)),
+ pulse_width=(Sec 3.0),
+ oscillation=(Hz 2.10),
+ damp_fac=1.10} }
+piecePlot = plotExample "piece" pieceExpected pieceExample 0.0 20.0
+main = putStrLn (sinPlot ++ piecePlot)
+