summaryrefslogtreecommitdiff
Commit message (Collapse)AuthorAgeFilesLines
* Globally replace "hackage.haskell.org" with "ghc.haskell.org"Simon Marlow2013-10-01292-428/+428
|
* use StgWord not StgWord8 for wakeupSimon Marlow2013-10-011-1/+1
| | | | volatile StgWord8 is not guaranteed to be atomic.
* use a nat, not StgWord8, for gc_typeSimon Marlow2013-10-011-1/+1
|
* Remove use of R9, and fix associated bugsSimon Marlow2013-10-015-30/+64
| | | | | | | | | | We were passing the function address to stg_gc_prim_p in R9, which was wrong because the call was a high-level call and didn't declare R9 as a parameter. Passing R9 as an argument is the right way, but unfortunately that exposed another bug: we were using the same macro in some low-level Cmm, where it is illegal to call functions with arguments (see Note [syntax of cmm files]). So we now have low-level variants of STK_CHK() and STK_CHK_P() for use in low-level Cmm code.
* Expand the commentary in Note [syntax of cmm files]Simon Marlow2013-10-011-4/+29
|
* Typos in users' guideKrzysztof Gogolewski2013-10-015-7/+7
|
* Compare against pRELUDE_NAME instead of "Prelude"Patrick Palka2013-09-301-1/+1
|
* Fix AMP warnings for explicit Prelude imports (#8004)Austin Seipp2013-09-291-6/+66
| | | | | | | | | | | | No AMP warnings will be issued anymore when the name is not imported from Prelude anymore. For example, a local definition of 'join' is now legal in modules containing 'import Prelude (map)' for example. This allows better future-proofing of libraries. See also http://ghc.haskell.org/trac/ghc/ticket/8004#comment:16 Authored-by: David Luposchainsky <dluposchainsky@gmail.com> Signed-off-by: Austin Seipp <austin@well-typed.com>
* Mention the Foldable and Traversable instances for Const r in the user guideEdward Kmett2013-09-291-1/+1
| | | | Signed-off-by: Austin Seipp <austin@well-typed.com>
* Add a note about Proxy# to the user guideEdward Kmett2013-09-291-0/+8
| | | | Signed-off-by: Austin Seipp <austin@well-typed.com>
* Remove extra space in LIBFFI_CFLAGS (#8349)Peter Trommler2013-09-291-1/+1
| | | | Signed-off-by: Austin Seipp <austin@well-typed.com>
* Fix BCO bitmap generation on 32-bit platforms (#8377)Takano Akio2013-09-292-51/+9
| | | | | | | On 32-bit platforms, the bitmap should be an array of 32-bit words, not Word64s. Signed-off-by: Austin Seipp <austin@well-typed.com>
* Make lazy unlifted bindings an error by default.Austin Seipp2013-09-294-15/+9
| | | | | | | | | | This was supposed to happen a long time ago, but later is better than never. This makes `-fwarn-lazy-unlifted-bindings` into a no-op (with its own warning) to be removed in GHC 7.10. This fixes #8022. Signed-off-by: Austin Seipp <austin@well-typed.com>
* Teach sync-all how to rewrite submodule repo urlsHerbert Valerio Riedel2013-09-281-5/+24
| | | | | | | This applies attachment:sync-all-submodules-locally.diff from #8369 Authored-by: Nathaniel Filardo Signed-off-by: Herbert Valerio Riedel <hvr@gnu.org>
* Fix typo in sync-all script. (#8375)Muhaimin Ahsan2013-09-281-1/+1
|
* RnNames.lhs : Reuse existing function.Erik de Castro Lopo2013-09-281-10/+3
|
* Whitespace only.Erik de Castro Lopo2013-09-281-28/+28
|
* Release notes: mention -XEmptyCaseKrzysztof Gogolewski2013-09-271-0/+11
|
* Fix manual regarding current state of implicit quantificationKrzysztof Gogolewski2013-09-271-7/+9
| | | | See also #4426
* Make typeRep_RDR use typeRep# instead of typeRepAustin Seipp2013-09-271-1/+1
| | | | | | Authored-by: Edward Kmett <ekmett@gmail.com> Authored-by: Austin Seipp <austin@well-typed.com> Signed-off-by: Austin Seipp <austin@well-typed.com>
* Implement an unlifted Proxy type, Proxy#Austin Seipp2013-09-274-3/+38
| | | | | | | | | | | | | A value of type 'Proxy# a' can only be created through the new, primitive witness 'proxy# :: Proxy# a' - a Proxy# has no runtime representation and is thus free. This lets us clean up the internals of TypeRep, as well as Adam's future work concerning records (by using a zero-width primitive type.) Authored-by: Edward Kmett <ekmett@gmail.com> Authored-by: Austin Seipp <austin@well-typed.com> Signed-off-by: Austin Seipp <austin@well-typed.com>
* Update `primitive` and `vector` packagesHerbert Valerio Riedel2013-09-263-2/+2
| | | | | | | | | | | | | - `primitive` is updated to upstream's HEAD which is essentially `primitive-0.5.1.0`, plus a core-lint-error workaround for #8355 and some minor cleanups. - `vector` is updated to upstreams `vector-0.10.9.1` release Note: The upstream repo location has changed to GitHub, hence the update in the `packages` file Signed-off-by: Herbert Valerio Riedel <hvr@gnu.org>
* Fix user guide documentation about unboxed valuesArash Rouhani2013-09-241-1/+1
| | | | Signed-off-by: Arash Rouhani <rarash@student.chalmers.se>
* Typo in commentGabor Greif2013-09-241-1/+1
|
* Add a type-function for subtraction.Iavor S. Diatchki2013-09-242-8/+59
| | | | | This is used in the definition of `ToNat1` in the `base` library (module GHC.TypeLits).
* Release notes: mention instance Monad (WrappedMonad m) (#8218)Krzysztof Gogolewski2013-09-231-0/+9
|
* Fix build when PROF_SPIN is unsetPatrick Palka2013-09-231-0/+2
| | | | whitehole_spin is only defined when PROF_SPIN is set.
* Fix the definition of cas() on x86 (#8219)Patrick Palka2013-09-231-1/+1
| | | | | | | | | | | | | | | | | | | | | | *p is both read and written to by the cmpxchg instruction, and therefore should be given the '+' constraint modifier. (In GCC's extended ASM language, '+' means that the operand is both read and written to whereas '=' means that it is only written to.) Otherwise, the compiler is allowed to rewrite something like SpinLock lock; initSpinLock(&lock); /* sets lock = 1 */ ACQUIRE_SPIN_LOCK(&lock); into SpinLock lock; ACQUIRE_SPIN_LOCK(&lock); because according to the asm statement, the previous value of 'lock' is not important.
* Remove fglasgow-exts from ghci --helpKrzysztof Gogolewski2013-09-231-2/+0
| | | | It has been deprecated for long and already removed from ghc --help
* Fix linker_unload now that we are running constructors in the linker (#8291)Simon Marlow2013-09-234-1/+66
| | | | | | | See also #5435. Now we have to remember the the StablePtrs that get created by the module initializer so that we can free them again in unloadObj().
* Discard unreachable code in the register allocator (#7574)Simon Marlow2013-09-234-20/+73
| | | | | | | | | | | | | | | | | | | The problem with unreachable code is that it might refer to undefined registers. This happens accidentally: a block can be orphaned by an optimisation, for example when the result of a comparsion becomes known. The register allocator panics when it finds an undefined register, because they shouldn't occur in generated code. So we need to also discard unreachable code to prevent this panic being triggered by optimisations. The register alloator already does a strongly-connected component analysis, so it ought to be easy to make it discard unreachable code as part of that traversal. It turns out that we need a different variant of the scc algorithm to do that (see Digraph), however the new variant also generates slightly better code by putting the blocks within a loop in a better order for register allocation.
* TyposKrzysztof Gogolewski2013-09-236-10/+10
|
* Catch potential garbage after -msse.Geoffrey Mainland2013-09-231-1/+2
|
* Merge branch 'wip/simd'Geoffrey Mainland2013-09-2341-728/+1380
|\ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This merge revises and extends the current SIMD support in GHC. Notable features: * Support for AVX, AVX2, and AVX-512. Support for AVX-512 is untested. * SIMD primops are currently LLVM-only and documented in compiler/prelude/primops.txt.pp. * By default only 128-bit wide SIMD vectors are passed in registers, and then only on the X86_64 architecture. There is a "hidden" flag, -fllvm-pass-vectors-in-regs, that causes GHC to generate LLVM code that assumes all vectors are passed in registers by LLVM. This can be used with a suitably patched version of LLVM, and if we get LLVM 3.4 patched, we can consider turning it on by default for LLVM 3.4+. This would mean that we couldn't mix LLVM <3.4-compiled object files with LLVM >=3.4-compiled object files, but I don't see that as much of a problem. * utils/genprimcode has been hacked up to allow us to write vector operations once and have them instantiated at multiple vector types. I'm not thrilled with this solution, but after discussing with Simon PJ, what I've implemented seems to be the minimal reasonable solution to the problem of exploding primop boilerplate. The changes are documented in compiler/prelude/primops.txt.pp. * Error handling is sub-optimal. My patch checks to make sure that vector primops can be compiled efficiently based on the current set of dynamic flags. For example, if -mavx is not specified and the user tries to use a primop that adds together two 256-bit wide vectors of double-precision elements, the user will see an error message like: ghc-stage2: sorry! (unimplemented feature or known bug) (GHC version 7.7.20130916 for x86_64-unknown-linux): 256-bit wide floating point SIMD vector instructions require at least -mavx.
| * Check that SIMD vector instructions are compatible with current set of ↵Geoffrey Mainland2013-09-221-14/+59
| | | | | | | | | | | | | | | | dynamic flags. SIMD vector instructions currently require the LLVM back-end. The set of available instructions also depends on the set of architecture flags specified on the command line.
| * Enable -msse to be specified by itself.Geoffrey Mainland2013-09-223-7/+13
| | | | | | | | This sets the SSE "version" to 1.0.
| * By default, only pass 128-bit SIMD vectors in registers on X86-64.Geoffrey Mainland2013-09-222-3/+22
| | | | | | | | | | | | | | LLVM's GHC calling convention only allows 128-bit SIMD vectors to be passed in machine registers on X86-64. This may change in LLVM 3.4; the hidden flag -fllvm-pass-vectors-in-regs causes all SIMD vector widths to be passed in registers on both X86-64 and on X86-32.
| * Add 512-bit-wide SIMD primitives.Geoffrey Mainland2013-09-221-4/+12
| |
| * Pass 512-bit-wide vectors in registers.Geoffrey Mainland2013-09-2212-0/+155
| |
| * Add support for 512-bit-wide vectors.Geoffrey Mainland2013-09-228-17/+38
| |
| * Add Cmm support for 512-bit-wide values.Geoffrey Mainland2013-09-223-2/+14
| |
| * Add support for -mavx512* flags.Geoffrey Mainland2013-09-222-6/+45
| |
| * Add 256-bit-wide SIMD primitives.Geoffrey Mainland2013-09-221-4/+12
| |
| * Pass 256-bit-wide vectors in registers.Geoffrey Mainland2013-09-2212-0/+155
| |
| * Fixup stack spills when generating AVX instructions.Geoffrey Mainland2013-09-221-1/+38
| | | | | | | | | | | | | | | | | | LLVM uses aligned AVX moves to spill values onto the stack, which requires 32-bye aligned stacks. Since the stack in only 16-byte aligned, LLVM inserts extra instructions that munge the stack pointer. This is very very bad for the GHC calling convention, so we tell LLVM to assume the stack is 32-byte aligned. This patch rewrites the spill instructions that LLVM generates so they do not require an aligned stack.
| * Set LLVM option -stack-alignment=32 when compiling AVX instructions.Geoffrey Mainland2013-09-221-1/+7
| |
| * Add support for 256-bit-wide vectors.Geoffrey Mainland2013-09-228-20/+41
| |
| * Add Cmm support for 256-bit-wide values.Geoffrey Mainland2013-09-223-2/+14
| |
| * Add support for -mavx and -mavx2 flags.Geoffrey Mainland2013-09-222-3/+27
| |
| * Flesh out 128-bit wide SIMD primops.Geoffrey Mainland2013-09-221-5/+5
| |
View Lorry Controller Status