blob: b2c52fc1da4afff382cc4f3392a0bed303a5324d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
|
/* -----------------------------------------------------------------------------
*
* (c) The GHC Team, 2011
*
* Inefficient but necessary atomic locks used for implementing atomic
* operations on ARM architectures pre-ARMv6.
*
* -------------------------------------------------------------------------- */
#include "PosixSource.h"
#include "Rts.h"
#if defined(HAVE_SCHED_H)
#include <sched.h>
#endif
#if defined(THREADED_RTS)
#if arm_HOST_ARCH && defined(arm_HOST_ARCH_PRE_ARMv6)
static volatile int atomic_spin = 0;
static int arm_atomic_spin_trylock (void)
{
int result;
asm volatile (
"swp %0, %1, [%2]\n"
: "=&r,&r" (result)
: "r,0" (1), "r,r" (&atomic_spin)
: "memory");
if (result == 0)
return 0;
else
return -1;
}
void arm_atomic_spin_lock()
{
while (arm_atomic_spin_trylock())
#if defined(HAVE_SCHED_H)
sched_yield();
#else
; // inefficient on non-POSIX.
#endif
}
void arm_atomic_spin_unlock()
{
atomic_spin = 0;
}
#endif /* arm_HOST_ARCH && defined(arm_HOST_ARCH_PRE_ARMv6) */
#endif /* defined(THREADED_RTS) */
|
