summaryrefslogtreecommitdiff
path: root/src/shaders
diff options
context:
space:
mode:
Diffstat (limited to 'src/shaders')
-rw-r--r--src/shaders/render/Makefile.am15
-rw-r--r--src/shaders/render/exa_wm_clear.g7i82
-rw-r--r--src/shaders/render/exa_wm_clear.g8a28
-rw-r--r--src/shaders/render/exa_wm_clear.g8b19
-rw-r--r--src/shaders/render/exa_wm_clear.g9a28
-rw-r--r--src/shaders/render/exa_wm_clear.g9b19
6 files changed, 186 insertions, 5 deletions
diff --git a/src/shaders/render/Makefile.am b/src/shaders/render/Makefile.am
index f10e1b36..6d306aef 100644
--- a/src/shaders/render/Makefile.am
+++ b/src/shaders/render/Makefile.am
@@ -60,7 +60,8 @@ INTEL_G6B = \
exa_wm_yuv_rgb.g6b
INTEL_G7I = $(INTEL_G4I) \
- exa_wm_write.g7i
+ exa_wm_write.g7i \
+ exa_wm_clear.g7i
INTEL_G7A = \
exa_wm_src_affine.g7a \
@@ -92,7 +93,8 @@ INTEL_G8A = \
exa_wm_src_sample_argb.g8a \
exa_wm_yuv_color_balance.g8a \
exa_wm_write.g8a \
- exa_wm_yuv_rgb.g8a
+ exa_wm_yuv_rgb.g8a \
+ exa_wm_clear.g8a
INTEL_G8S = $(INTEL_G8A:%.g8a=%.g8s)
@@ -102,7 +104,8 @@ INTEL_G8B = \
exa_wm_src_sample_argb.g8b \
exa_wm_yuv_color_balance.g8b \
exa_wm_yuv_rgb.g8b \
- exa_wm_write.g8b
+ exa_wm_write.g8b \
+ exa_wm_clear.g8b
INTEL_G9A = \
exa_wm_src_affine.g9a \
@@ -110,7 +113,8 @@ INTEL_G9A = \
exa_wm_src_sample_argb.g9a \
exa_wm_yuv_color_balance.g9a \
exa_wm_write.g9a \
- exa_wm_yuv_rgb.g9a
+ exa_wm_yuv_rgb.g9a \
+ exa_wm_clear.g9a
INTEL_G9I = $(INTEL_G4I)
@@ -122,7 +126,8 @@ INTEL_G9B = \
exa_wm_src_sample_argb.g9b \
exa_wm_yuv_color_balance.g9b \
exa_wm_yuv_rgb.g9b \
- exa_wm_write.g9b
+ exa_wm_write.g9b \
+ exa_wm_clear.g9b
TARGETS =
if HAVE_GEN4ASM
diff --git a/src/shaders/render/exa_wm_clear.g7i b/src/shaders/render/exa_wm_clear.g7i
new file mode 100644
index 00000000..90c8d20e
--- /dev/null
+++ b/src/shaders/render/exa_wm_clear.g7i
@@ -0,0 +1,82 @@
+/*
+ * Copyright © 2018 Intel Corporation
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a
+ * copy of this software and associated documentation files (the "Software"),
+ * to deal in the Software without restriction, including without limitation
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
+ * and/or sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice (including the next
+ * paragraph) shall be included in all copies or substantial portions of the
+ * Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
+ * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
+ * IN THE SOFTWARE.
+ *
+ * Authors:
+ * Xiang Haihao <haihao.xiang@intel.com>
+ */
+
+/* header */
+define(`data_port_msg_2_0', `g112')
+define(`data_port_msg_2_1', `g113')
+define(`data_port_msg_2_ind', `112')
+
+mov (8) data_port_msg_2_0<1>UD g0<8,8,1>UD {align1 mask_disable};
+mov (8) data_port_msg_2_1<1>UD g1<8,8,1>UD {align1 mask_disable};
+
+/*
+ * Prepare data in g114-g115 for Red channel, g116-g117 for Green channel,
+ * g118-g119 for Blue and g120-g121 for Alpha channel
+ */
+define(`slot_r_00', `g114')
+define(`slot_r_01', `g115')
+define(`slot_g_00', `g116')
+define(`slot_g_01', `g117')
+define(`slot_b_00', `g118')
+define(`slot_b_01', `g119')
+define(`slot_a_00', `g120')
+define(`slot_a_01', `g121')
+
+mov (8) slot_r_00<1>F 0.0F { align1 mask_disable };
+mov (8) slot_r_01<1>F 0.0F { align1 mask_disable };
+
+mov (8) slot_g_00<1>F 0.0F { align1 mask_disable };
+mov (8) slot_g_01<1>F 0.0F { align1 mask_disable };
+
+mov (8) slot_b_00<1>F 0.0F { align1 mask_disable };
+mov (8) slot_b_01<1>F 0.0F { align1 mask_disable };
+
+mov (8) slot_a_00<1>F 1.0F { align1 mask_disable };
+mov (8) slot_a_01<1>F 1.0F { align1 mask_disable };
+
+send (16)
+ data_port_msg_2_ind
+ null<1>UW
+ null
+ write (
+ 0, /* binding table index */
+ 16, /* last render target(1) + slots 15:0(0) + msg type simd16 single source(000) */
+ 12, /* render target write */
+ 0, /* ignore for Ivybridge */
+ 1 /* header present */
+ )
+ mlen 10
+ rlen 0
+ { align1 EOT };
+
+nop;
+nop;
+nop;
+nop;
+nop;
+nop;
+nop;
+nop;
diff --git a/src/shaders/render/exa_wm_clear.g8a b/src/shaders/render/exa_wm_clear.g8a
new file mode 100644
index 00000000..b6cc005e
--- /dev/null
+++ b/src/shaders/render/exa_wm_clear.g8a
@@ -0,0 +1,28 @@
+/*
+ * Copyright © 2018 Intel Corporation
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a
+ * copy of this software and associated documentation files (the "Software"),
+ * to deal in the Software without restriction, including without limitation
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
+ * and/or sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice (including the next
+ * paragraph) shall be included in all copies or substantial portions of the
+ * Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
+ * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
+ * IN THE SOFTWARE.
+ *
+ * Authors:
+ * Xiang Haihao <haihao.xiang@intel.com>
+ */
+
+include(`exa_wm.g4i')
+include(`exa_wm_clear.g7i')
diff --git a/src/shaders/render/exa_wm_clear.g8b b/src/shaders/render/exa_wm_clear.g8b
new file mode 100644
index 00000000..5f25e8a3
--- /dev/null
+++ b/src/shaders/render/exa_wm_clear.g8b
@@ -0,0 +1,19 @@
+ { 0x00600001, 0x2e00020c, 0x008d0000, 0x00000000 },
+ { 0x00600001, 0x2e20020c, 0x008d0020, 0x00000000 },
+ { 0x00600001, 0x2e403eec, 0x38000000, 0x00000000 },
+ { 0x00600001, 0x2e603eec, 0x38000000, 0x00000000 },
+ { 0x00600001, 0x2e803eec, 0x38000000, 0x00000000 },
+ { 0x00600001, 0x2ea03eec, 0x38000000, 0x00000000 },
+ { 0x00600001, 0x2ec03eec, 0x38000000, 0x00000000 },
+ { 0x00600001, 0x2ee03eec, 0x38000000, 0x00000000 },
+ { 0x00600001, 0x2f003eec, 0x38000000, 0x3f800000 },
+ { 0x00600001, 0x2f203eec, 0x38000000, 0x3f800000 },
+ { 0x05800031, 0x20000a40, 0x0e000e00, 0x940b1000 },
+ { 0x0000007e, 0x00000000, 0x00000000, 0x00000000 },
+ { 0x0000007e, 0x00000000, 0x00000000, 0x00000000 },
+ { 0x0000007e, 0x00000000, 0x00000000, 0x00000000 },
+ { 0x0000007e, 0x00000000, 0x00000000, 0x00000000 },
+ { 0x0000007e, 0x00000000, 0x00000000, 0x00000000 },
+ { 0x0000007e, 0x00000000, 0x00000000, 0x00000000 },
+ { 0x0000007e, 0x00000000, 0x00000000, 0x00000000 },
+ { 0x0000007e, 0x00000000, 0x00000000, 0x00000000 },
diff --git a/src/shaders/render/exa_wm_clear.g9a b/src/shaders/render/exa_wm_clear.g9a
new file mode 100644
index 00000000..b6cc005e
--- /dev/null
+++ b/src/shaders/render/exa_wm_clear.g9a
@@ -0,0 +1,28 @@
+/*
+ * Copyright © 2018 Intel Corporation
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a
+ * copy of this software and associated documentation files (the "Software"),
+ * to deal in the Software without restriction, including without limitation
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
+ * and/or sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice (including the next
+ * paragraph) shall be included in all copies or substantial portions of the
+ * Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
+ * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
+ * IN THE SOFTWARE.
+ *
+ * Authors:
+ * Xiang Haihao <haihao.xiang@intel.com>
+ */
+
+include(`exa_wm.g4i')
+include(`exa_wm_clear.g7i')
diff --git a/src/shaders/render/exa_wm_clear.g9b b/src/shaders/render/exa_wm_clear.g9b
new file mode 100644
index 00000000..f37932f0
--- /dev/null
+++ b/src/shaders/render/exa_wm_clear.g9b
@@ -0,0 +1,19 @@
+ { 0x00600001, 0x2e00020c, 0x008d0000, 0x00000000 },
+ { 0x00600001, 0x2e20020c, 0x008d0020, 0x00000000 },
+ { 0x00600001, 0x2e403eec, 0x38000000, 0x00000000 },
+ { 0x00600001, 0x2e603eec, 0x38000000, 0x00000000 },
+ { 0x00600001, 0x2e803eec, 0x38000000, 0x00000000 },
+ { 0x00600001, 0x2ea03eec, 0x38000000, 0x00000000 },
+ { 0x00600001, 0x2ec03eec, 0x38000000, 0x00000000 },
+ { 0x00600001, 0x2ee03eec, 0x38000000, 0x00000000 },
+ { 0x00600001, 0x2f003eec, 0x38000000, 0x3f800000 },
+ { 0x00600001, 0x2f203eec, 0x38000000, 0x3f800000 },
+ { 0x05800031, 0x20000a40, 0x06000e00, 0x940b1000 },
+ { 0x0000007e, 0x00000000, 0x00000000, 0x00000000 },
+ { 0x0000007e, 0x00000000, 0x00000000, 0x00000000 },
+ { 0x0000007e, 0x00000000, 0x00000000, 0x00000000 },
+ { 0x0000007e, 0x00000000, 0x00000000, 0x00000000 },
+ { 0x0000007e, 0x00000000, 0x00000000, 0x00000000 },
+ { 0x0000007e, 0x00000000, 0x00000000, 0x00000000 },
+ { 0x0000007e, 0x00000000, 0x00000000, 0x00000000 },
+ { 0x0000007e, 0x00000000, 0x00000000, 0x00000000 },