1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
|
/*
* Copyright © 2010 Intel Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* without limitation the rights to use, copy, modify, merge, publish,
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
*
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* IN NO EVENT SHALL PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*
* Authors:
* Li Xiaowei <xiaowei.a.li@intel.com>
*
*/
#ifndef GEN75_VPP_GPE
#define GEN75_VPP_GPE
#include <drm.h>
#include <i915_drm.h>
#include <intel_bufmgr.h>
#include <va/va_vpp.h>
#include "i965_gpe_utils.h"
#define MAX_SURF_IN_SUM 5
enum VPP_GPE_TYPE{
VPP_GPE_SHARPENING,
VPP_GPE_BLENDING,
VPP_GPE_SCENE_CHANGE_DETECTION,
VPP_GPE_FILTER_SUM,
};
typedef struct _KernelParameterBase{
unsigned short pic_width;
unsigned short pic_height;
}KernelParameterBase;
typedef struct _KernelParameterSharpening{
KernelParameterBase base;
}KernelParameterSharpening;
typedef struct _ThreadParameterBase{
unsigned int pic_width;
unsigned int pic_height;
unsigned int v_pos;
unsigned int h_pos;
}ThreadParameterBase;
typedef struct _ThreadParameterSharpenig{
ThreadParameterBase base;
unsigned int l_amount;
unsigned int d_amount;
}ThreadParameterSharpening;
struct vpp_gpe_context{
struct intel_batchbuffer *batch;
struct i965_gpe_context gpe_ctx;
struct i965_buffer_surface vpp_batchbuffer;
struct i965_buffer_surface vpp_kernel_return;
VAProcPipelineParameterBuffer *pipeline_param;
enum VPP_GPE_TYPE filter_type;
unsigned int sub_shader_index;
unsigned int sub_shader_sum;
unsigned char * kernel_param;
unsigned int kernel_param_size;
unsigned char * thread_param;
unsigned int thread_param_size;
unsigned int thread_num;
struct object_surface *surface_pipeline_input_object;
struct object_surface *surface_output_object;
VASurfaceID surface_tmp;
struct object_surface *surface_tmp_object;
struct object_surface *surface_input_object[MAX_SURF_IN_SUM];
unsigned int forward_surf_sum;
unsigned int backward_surf_sum;
unsigned int x_step;
unsigned int y_step;
unsigned int in_frame_w;
unsigned int in_frame_h;
unsigned int is_first_frame;
void (*vpp_surface2_setup)(VADriverContextP ctx,
struct i965_gpe_context *gpe_context,
struct object_surface *obj_surface,
unsigned long binding_table_offset,
unsigned long surface_state_offset);
void (*vpp_media_rw_surface_setup)(VADriverContextP ctx,
struct i965_gpe_context *gpe_context,
struct object_surface *obj_surface,
unsigned long binding_table_offset,
unsigned long surface_state_offset);
void (*vpp_buffer_surface_setup)(VADriverContextP ctx,
struct i965_gpe_context *gpe_context,
struct i965_buffer_surface *buffer_surface,
unsigned long binding_table_offset,
unsigned long surface_state_offset);
void (*vpp_media_chroma_surface_setup)(VADriverContextP ctx,
struct i965_gpe_context *gpe_context,
struct object_surface *obj_surface,
unsigned long binding_table_offset,
unsigned long surface_state_offset);
};
struct vpp_gpe_context *
gen75_gpe_context_init(VADriverContextP ctx);
void
gen75_gpe_context_destroy(VADriverContextP ctx,
struct vpp_gpe_context* vpp_context);
VAStatus
gen75_gpe_process_picture(VADriverContextP ctx,
struct vpp_gpe_context * vpp_context);
#endif
|
