summaryrefslogtreecommitdiff
path: root/i965_drv_video/shaders/post_processing/Common/PA_Load_8x8.asm
diff options
context:
space:
mode:
Diffstat (limited to 'i965_drv_video/shaders/post_processing/Common/PA_Load_8x8.asm')
-rw-r--r--i965_drv_video/shaders/post_processing/Common/PA_Load_8x8.asm33
1 files changed, 33 insertions, 0 deletions
diff --git a/i965_drv_video/shaders/post_processing/Common/PA_Load_8x8.asm b/i965_drv_video/shaders/post_processing/Common/PA_Load_8x8.asm
new file mode 100644
index 0000000..3569bd1
--- /dev/null
+++ b/i965_drv_video/shaders/post_processing/Common/PA_Load_8x8.asm
@@ -0,0 +1,33 @@
+/*
+ * All Video Processing kernels
+ * Copyright © <2010>, Intel Corporation.
+ *
+ * This program is licensed under the terms and conditions of the
+ * Eclipse Public License (EPL), version 1.0. The full text of the EPL is at
+ * http://www.opensource.org/licenses/eclipse-1.0.php.
+ *
+ */
+
+// Module name: PA_Load_8x8.asm
+//----------------------------------------------------------------
+
+#define PA_LOAD_8x8
+#include "PA_Load.inc"
+
+// Load 16x8 packed data block
+// Packed data block should be loaded as 32x8 pixel block
+ add (2) rMSGSRC.0<1>:d wORIX<2;2,1>:w wSRC_H_ORI_OFFSET<2;2,1>:w // Source Block origin
+ shl (1) rMSGSRC.0<1>:d acc0:w 1:w // H. block origin need to be doubled
+ mov (1) rMSGSRC.2<1>:ud nDPR_BLOCK_SIZE_YUV:ud // Block width and height (32x8)
+ mov (8) mMSGHDRY<1>:ud rMSGSRC<8;8,1>:ud
+ send (8) udSRC_YUV(0)<1> mMSGHDRY udDUMMY_NULL nDATAPORT_READ nDPMR_MSGDSC+nDPR_MSG_SIZE_YUV+nBI_CURRENT_SRC_YUV:ud
+
+// Unpack to "planar" YUV422 format in word-aligned bytes
+ add (4) pCF_Y_OFFSET<1>:uw ubSRC_CF_OFFSET<4;4,1>:ub nSRC_YUV_REG*nGRFWIB:w // Initial Y,U,V offset in YUV422 block
+ $for(0; <nY_NUM_OF_ROWS; 1) {
+ mov (16) uwDEST_Y(0, %1*16)<1> r[pCF_Y_OFFSET, %1*nGRFWIB]REGION(16,2)
+ mov (8) uwDEST_U(0, %1*8)<1> r[pCF_U_OFFSET, %1*nGRFWIB]REGION(8,4)
+ mov (8) uwDEST_V(0, %1*8)<1> r[pCF_V_OFFSET, %1*nGRFWIB]REGION(8,4)
+ }
+
+// End of PA_Load_8x8