summaryrefslogtreecommitdiff
path: root/drivers/clk/sunxi/clk-sun8i-mbus.c
diff options
context:
space:
mode:
authorAnson Huang <Anson.Huang@nxp.com>2018-01-04 01:09:21 +0800
committerShawn Guo <shawnguo@kernel.org>2018-03-01 08:13:38 +0800
commitb716aad97eb5119e73cec351179c3a23f96c7aaa (patch)
treefd5e8c6a3df4f7bedf0c2a2f2b75aeca3c12d808 /drivers/clk/sunxi/clk-sun8i-mbus.c
parent756a08c360ee68d33c7c5ac6f3dba3264e5529b7 (diff)
downloadlinux-next-b716aad97eb5119e73cec351179c3a23f96c7aaa.tar.gz
clk: imx: imx7d: correct video pll clock tree
There is a test divider and post divider in video PLL, test divider is placed before post divider, all clocks that can select parent from video PLL should be from post divider, NOT from pll_video_main, below are clock tree dump before and after this patch: Before: pll_video_main pll_video_main_bypass pll_video_main_clk lcdif_pixel_src lcdif_pixel_cg lcdif_pixel_pre_div lcdif_pixel_post_div lcdif_pixel_root_clk After: pll_video_main pll_video_main_bypass pll_video_main_clk pll_video_test_div pll_video_post_div lcdif_pixel_src lcdif_pixel_cg lcdif_pixel_pre_div lcdif_pixel_post_div lcdif_pixel_root_clk Signed-off-by: Anson Huang <Anson.Huang@nxp.com> Reviewed-by: Fabio Estevam <fabio.estevam@nxp.com> Acked-by: Dong Aisheng <aisheng.dong@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
Diffstat (limited to 'drivers/clk/sunxi/clk-sun8i-mbus.c')
0 files changed, 0 insertions, 0 deletions