summaryrefslogtreecommitdiff
path: root/arch/mips/mm
Commit message (Expand)AuthorAgeFilesLines
* MIPS: tlbex: Properly fix HUGE TLB Refill exception handlerDavid Daney2014-10-221-1/+5
* Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2014-10-181-12/+25
|\
| * MIPS: DMA: Add cma supportZubair Lutfullah Kakakhel2014-09-221-12/+25
* | Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds2014-09-221-0/+1
|\ \ | |/ |/|
| * mm: export symbol dependencies of is_zero_pfn()Ard Biesheuvel2014-09-141-0/+1
* | MIPS: Remove race window in page fault handlingLars Persson2014-08-191-8/+19
|/
* Merge branch '3.16-fixes' into mips-for-linux-nextRalf Baechle2014-08-021-0/+3
|\
| * MIPS: bugfix: missed cache flush of TLB refill handlerLeonid Yegoshin2014-08-011-0/+2
| * MIPS: tlbex: Fix a missing statement for HUGETLBHuacai Chen2014-07-301-0/+1
* | MIPS: Initialise MAARsPaul Burton2014-08-021-0/+33
* | MIPS: Use dedicated exception handler if CPU supports RI/XI exceptionsLeonid Yegoshin2014-08-021-2/+2
* | MIPS: mm: Use the Hardware Page Table Walker if the core supports itMarkos Chandras2014-08-022-0/+103
* | MIPS: BCM47XX: Detect more then 128 MiB of RAM (HIGHMEM)Rafał Miłecki2014-07-301-1/+1
* | Revert "MIPS: Delete unused function add_temporary_entry."Rafał Miłecki2014-07-301-0/+47
* | MIPS: Remove incorrect NULL check in local_flush_tlb_page()Emil Goode2014-07-301-1/+1
* | MIPS: c-r4k: Avoid duplicate CPU_74K/CPU_1074K checksMaciej W. Rozycki2014-07-301-4/+4
|/
* MIPS: mm: uasm: Fix lh micro-assembler instructionMarkos Chandras2014-06-261-1/+1
* MIPS: uasm: Add SLT uasm instructionMarkos Chandras2014-06-263-1/+4
* MIPS: uasm: Add s3s1s2 instruction builderMarkos Chandras2014-06-261-0/+7
* Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2014-06-098-118/+213
|\
| * Merge branch '3.15-fixes' into mips-for-linux-nextRalf Baechle2014-06-042-2/+4
| |\
| | * MIPS: Call find_vma with the mmap_sem heldDavidlohr Bueso2014-06-031-0/+2
| * | MIPS: Add code for new system 'paravirt'David Daney2014-06-021-6/+2
| * | MIPS: Add minimal support for OCTEON3 to c-r4k.cDavid Daney2014-05-301-4/+44
| * | MIPS: Don't build fast TLB refill handler with 32-bit kernelsDavid Daney2014-05-301-2/+6
| * | MIPS: uasm: Add lb uasm instructionMarkos Chandras2014-05-303-8/+11
| * | MIPS: uasm: Add mflo uasm instructionMarkos Chandras2014-05-303-5/+9
| * | MIPS: uasm: Add mul uasm instructionMarkos Chandras2014-05-303-1/+4
| * | MIPS: uasm: Add lh uam instructionMarkos Chandras2014-05-303-6/+9
| * | MIPS: uasm: Add wsbh uasm instructionMarkos Chandras2014-05-303-1/+4
| * | MIPS: uasm: Add sltu uasm instructionMarkos Chandras2014-05-303-1/+4
| * | MIPS: uasm: Add sltiu uasm instructionMarkos Chandras2014-05-303-4/+7
| * | MIPS: uasm: Add jalr uasm instructionMarkos Chandras2014-05-301-0/+1
| * | MIPS: uasm: Add mfhi uasm instructionMarkos Chandras2014-05-303-4/+8
| * | MIPS: uasm: Add divu uasm instructionMarkos Chandras2014-05-303-1/+4
| * | MIPS: uasm: Add srlv uasm instructionMarkos Chandras2014-05-303-3/+6
| * | MIPS: uasm: Add sllv uasm instructionMarkos Chandras2014-05-303-3/+6
| * | MIPS: uasm: Add u3u2u1 instruction buildersMarkos Chandras2014-05-301-0/+7
| * | Merge branch 'wip-mips-pm' of https://github.com/paulburton/linux into mips-f...Ralf Baechle2014-05-296-9/+100
| |\ \
| | * | MIPS: uasm: add MT ASE yield instructionPaul Burton2014-05-282-1/+10
| | * | MIPS: uasm: add wait instructionPaul Burton2014-05-283-1/+4
| | * | MIPS: uasm: add sync instructionPaul Burton2014-05-283-2/+5
| | * | MIPS: uasm: add jalr instructionPaul Burton2014-05-282-4/+6
| | * | MIPS: uasm: add a label variant of beqPaul Burton2014-05-281-0/+8
| | * | MIPS: add kmap_noncoherent to wire a cached non-coherent TLB entryPaul Burton2014-05-281-2/+12
| | * | MIPS: tlb-r4k: Add CPU PM callback to reconfigure TLBJames Hogan2014-05-021-1/+33
| | * | MIPS: c-r4k: Add CPU PM callback for coherencyJames Hogan2014-05-021-0/+24
| * | | MIPS: MT: Remove SMTC supportRalf Baechle2014-05-243-103/+23
| * | | MIPS: c-r4k: Call R4600_HIT_CACHEOP_WAR_IMPL only for 32 byte cache lines.Ralf Baechle2014-05-231-1/+0
* | | | hugetlb: restrict hugepage_migration_support() to x86_64Naoya Horiguchi2014-06-041-5/+0
View Lorry Controller Status