summaryrefslogtreecommitdiff
path: root/arch/riscv/mm/init.c
Commit message (Expand)AuthorAgeFilesLines
* riscv: Fix print_vm_layout build error if NOMMUKefeng Wang2020-05-201-1/+1
* RISC-V: Remove unused code from STRICT_KERNEL_RWXAtish Patra2020-05-051-16/+0
* riscv: set max_pfn to the PFN of the last pageVincent Chen2020-05-041-1/+2
* Merge tag 'riscv-for-linus-5.7' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds2020-04-091-0/+44
|\
| * riscv: add STRICT_KERNEL_RWX supportZong Li2020-03-261-0/+44
* | riscv: Fix range looking for kernel image memblockAlexandre Ghiti2020-03-041-1/+1
|/
* riscv: mm: use __pa_symbol for kernel symbolsZong Li2020-01-031-6/+6
* Merge branch 'next/misc2' into for-nextPaul Walmsley2019-11-221-0/+32
|\
| * RISC-V: Add address map dumperYash Shah2019-11-221-0/+32
* | Merge branch 'next/nommu' into for-nextPaul Walmsley2019-11-221-2/+13
|\ \
| * | riscv: add nommu supportChristoph Hellwig2019-11-171-2/+13
| |/
* | riscv: Use PMD_SIZE to replace PTE_PARENT_SIZEZong Li2019-11-121-9/+4
|/
* riscv: init: merge split string literals in preprocessor directivePaul Walmsley2019-10-281-2/+1
* riscv: add prototypes for assembly language functions from head.SPaul Walmsley2019-10-281-0/+2
* riscv: Fix undefined reference to vmemmap_populate_basepagesKefeng Wang2019-10-231-1/+1
* riscv: Fix memblock reservation for device tree blobAlbert Ou2019-10-011-1/+11
* RISC-V: Implement sparsememLogan Gunthorpe2019-08-301-0/+10
* riscv: Using CSR numbers to access CSRsBin Meng2019-08-301-1/+1
* RISC-V: Setup initial page tables in two stagesAnup Patel2019-07-091-52/+255
* riscv: remove free_initrd_memChristoph Hellwig2019-07-041-5/+0
* RISC-V: Fix memory reservation in setup_bootmem()Anup Patel2019-07-011-7/+7
* treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286Thomas Gleixner2019-06-051-9/+1
* riscv: switch over to generic free_initmem()Mike Rapoport2019-05-141-5/+0
* RISC-V: Fix Maximum Physical Memory 2GiB option for 64bit systemsAnup Patel2019-04-101-0/+8
* RISC-V: Always compile mm/init.c with cmodel=medany and notraceAnup Patel2019-03-261-0/+28
* RISC-V: Free-up initrd in free_initrd_mem()Anup Patel2019-02-211-1/+2
* RISC-V: Implement compile-time fixed mappingsAnup Patel2019-02-211-0/+34
* RISC-V: Move setup_vm() to mm/init.cAnup Patel2019-02-211-0/+49
* RISC-V: Move setup_bootmem() to mm/init.cAnup Patel2019-02-211-0/+70
* riscv: fixup max_low_pfn with PFN_DOWN.Guo Ren2019-01-231-1/+2
* mm: remove include/linux/bootmem.hMike Rapoport2018-10-311-2/+1
* memblock: rename free_all_bootmem to memblock_free_allMike Rapoport2018-10-311-1/+1
* RISC-V: Add conditional macro for zone of DMA32Zong Li2018-07-041-0/+2
* riscv: don't read back satp in paging_initChristoph Hellwig2018-01-301-2/+0
* riscv: add ZONE_DMA32Christoph Hellwig2018-01-301-4/+6
* RISC-V: Init and Halt CodePalmer Dabbelt2017-09-261-0/+70
View Lorry Controller Status