diff options
| author | Romain Perier <romain.perier@gmail.com> | 2015-08-23 11:32:37 +0200 |
|---|---|---|
| committer | Sasha Levin <sasha.levin@oracle.com> | 2016-04-18 08:49:15 -0400 |
| commit | e2a09ee529370549b13a5eb425b911950ceb6c0a (patch) | |
| tree | 8d21c73c9303f8d83d1d7dd5907e8b9462ac38ea /drivers/clk | |
| parent | 02c7a92be50f6f9595bb3c82d42609047c79fea2 (diff) | |
| download | linux-rt-e2a09ee529370549b13a5eb425b911950ceb6c0a.tar.gz | |
clk: rockchip: Add pclk_peri to critical clocks on RK3066/RK3188
[ Upstream commit 3bba75a2ec32bd5fa7024a4de3b8cf9ee113a76a ]
Now that the rockchip clock subsystem does clock gating with GPIO banks,
these are no longer enabled once during probe and no longer stay enabled
for eternity. When all these clocks are disabled, the parent clock pclk_peri
might be disabled too, as no other child claims it. So, we need to add pclk_peri
to the critical clocks.
Signed-off-by: Romain Perier <romain.perier@gmail.com>
Tested-by: Michael Niewoehner <linux@mniewoehner.de>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
Signed-off-by: Sasha Levin <sasha.levin@oracle.com>
Diffstat (limited to 'drivers/clk')
| -rw-r--r-- | drivers/clk/rockchip/clk-rk3188.c | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/clk/rockchip/clk-rk3188.c b/drivers/clk/rockchip/clk-rk3188.c index e6654b9fec07..63c80a319a0e 100644 --- a/drivers/clk/rockchip/clk-rk3188.c +++ b/drivers/clk/rockchip/clk-rk3188.c @@ -714,6 +714,7 @@ static const char *rk3188_critical_clocks[] __initconst = { "aclk_peri", "hclk_peri", "pclk_cpu", + "pclk_peri", }; static void __init rk3188_common_clk_init(struct device_node *np) |